256K (32K x 8)

Low Voltage

Erasable

CMOS

EPROM

UV

k

Features

- Wide Power Supply Range, 3.0 V to 5.5 V
- Fast Read Access Time 120 ns
- Compatible with JEDEC Standard AT27C256R
- Low Power 3.3-Volt CMOS Operation

20 $\,\mu\text{A}$ max. Standby 29 mW max. Active at 5 MHz for Vcc = 3.6 V

- 110 mW max. Active at 5 MHz for Vcc = 5.5 V

 Wide Selection of JEDEC Standard Packages
 28-Lead 600-mil PDIP and Cerdip
 32-Pad PLCC and LCC
- 28-Lead TSOP and SOIC

 High Reliability CMOS Technology
 2000 V ESD Protection
 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27LV256R chip is a low power, low voltage 262,144 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 32K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 V in normal read mode operation, making it ideal for portable systems.

With a typical power draw of only 10 mW at 1 MHz and V_{CC} at 3.3 V, the AT27LV256R draws less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1 μ A at 3.3 V. (continued)


Pin Configurations

Pin Name	Function
A0-A14	Addresses
O0-O7	Outputs
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect

CDIP, PDIP, SOIC Top View

VPP A12 A7 A6 A4 A3 A2 A1 A0	1 2 3 4 5 6 7 8 9 10 11 12 13	28 27 26 25 24 23 22 21 20 19 18 17	VCC A14 A13 A8 A9 A11 OE A10 CE O7 O6 O5
GND C	13 14	16 15	04 03

LCC, PLCC Top View



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT

TSOP Top View Type 1

ŌE g	_ 22	21 20 GE	A10
A9 ^{A11} 目 2	24	19 🗁	07
A13 AB 2	5 26	18 06	05
A14 🗆 2	7	16 🗩 04	
VCC PP 1	28	15 14 GND	О3
A12 A7 5 3	2	13 12 01	02
A6 ''' 🗗	4	11 P	00
A4 A5 5	6	9 10 A0	A 1
	0	3 8 E A2	~ '





Description (Continued)

The AT27LV256R comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, SOIC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature twoline control (CE, OE) to give designers the flexibility to prevent bus contention.


The AT27LV256R operating with VCC at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0 \text{ V}$.

Atmel's 27LV256R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 us/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. AT27LV256R programs identically as an AT27C256R.

Erasure Characteristics

The entire memory array of the AT27LV256R is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose	7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	V _{PP}	Vcc	Outputs
Read	VIL	ViL	Ai	Vcc	Vcc	Dout
Output Disable	VIL	ViH	X ⁽¹⁾	Vcc	Vcc	High Z
Standby	ViH	Х	X	Vcc	Vcc	High Z
Rapid Program ⁽²⁾	VIL	ViH	Ai	VPP	Vcc	DIN
PGM Verify ⁽²⁾	X	VIL	Ai	VPP	Vcc (2)	Dout
Optional PGM Verify ⁽²⁾	VIL	VIL	Ai	Vcc	Vcc (2)	Dout
PGM Inhibit ⁽²⁾	ViH	VIH	X	VPP	Vcc (2)	High Z
Product Identification ^{(2),(4)}	VIL	VIL	A9=V _H ⁽³⁾ A0=V _{IH} or V _{IL} A1-A14=V _{IL}	Vcc	V _{CC} ⁽²⁾	Identification Code

- Notes: 1. X can be V_{IL} or V_{IH}.
 - 2. Refer to Programming characteristics. Programming modes require $V_{CC} > 4.5 \text{ V}$.
 - 3. $V_H = 12.0 \pm 0.5 V$.
 - 4. Two identifier bytes may be selected. All Ai inputs are

held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.

D.C. and A.C. Operating Conditions for Read Operation

		AT27LV256R					
		-12	-15	-20	-25		
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C		
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Vcc Power Supply		3.0 V to 5.5 V					

= Advance Information

D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)


Symbol	Parameter	Condi	tion		Min	Max	Units
ΠŢ	Input Load Current	$V_{IN} = 0$	V to Vcc			±1	μΑ
ILO	Output Leakage Current	Vout =	= 0 V to Vcc			±5	μΑ
IPP1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} =	Vcc			10	μΑ
			MOON OF MILES AND MILES	Vcc = 3	3.6 V	20	μА
Isa	V _{CC} ⁽¹⁾ Standby Current	ISB1 (C	SMOS), $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	Vcc = 5	5.5 V	100	μА
ISB	VCC - Standby Current		TI) 05 001 V 05 V	Vcc = 3	3.6 V	100	μA
			Is _{B2} (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{ V}$		5.5 V	1	mA
			f = 5 MHz, lout = 0 mA,	Com.		8	mA
lcc	Van Active Current	loc ₁	$\overline{CE} = V_{IL}, V_{CC} = 3.6 \text{ V}$	Ind.		10	mA
ICC	V _{CC} Active Current		I_{CC2} $\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}}{CE = V_{IL}, V_{CC} = 5.5 \text{ V}}$	Com.		20	mA
		ICC2		Ind.	_	25	mA
VIL	Input Low Voltage				-0.6	0.8	V
ViH	Input High Voltage				2.0	Vcc+0.5	٧
· · ·	Outside Land Valley	lo _L = 2.0 mA lo _L = 100 μA				.4	V
VoL	Output Low Voltage					.2	V
17	0.4	Іон = -	2.0 mA		2.4		V
Vон	Output High Voltage	loH = -	100 μA		V _C C-0.2	2	٧

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

				AT27LV256R								
					12	-	15	-:	20	-2	25	
Symbol	Parameter	Condition		Min	Мах	Min	Max	Min	Мах	Min	Мах	Units
t _{ACC} (3)	Address to Output Delay	CE = OE = VIL	Com.		120		150		200		250	ns
IACC	ACC Address to Output Delay	CE = OE = VIL	Ind.		120		150		200		250	ns
tcE (2)	CE to Output Delay	OE ≈ VIL			120		150		200		250	ns
toE (2,3)	OE to Output Delay	CE = VIL			50		60		70		100	ns
tor (4,5)	OE or CE High to Output Float				40		50		50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first			0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.






^{2.} V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .



A.C. Waveforms for Read Operation (1)



Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
- 2. \overline{OE} may be delayed up to t_{CE} - t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} .
- 3. OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels



t_R, t_F < 20 ns (10% to 90%)

Output Test Load




Note: $C_L = 100 \text{ pF}$ including jig capacitance.

Pin Capacitance (f= 1 MHz, T=25°C) (1)

	Тур	Max	Units	Conditions	
C _{IN}	4	8	pF	$V_{IN} = 0 V$	
Соит	8	12	pF	Vout = 0 V	

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
- toE and toFP are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV256R a 0.1-μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

AT27LV256R

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 V$, $V_{PP} = 13.0 \pm 0.25 V$

Sym-		Test	Liı	mits	
bol	Parameter	Conditions	Min	Max - I	Units
ILi	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		10	μА
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
VIH	Input High Level		2.0	V _{CC} +1	٧
Vol	Output Low Volt.	I _{OL} =2.1 mA		.45	٧
Vон	Output High Volt.	I _{OH} =-400 μA	2.4		٧
lcc2	V _{CC} Supply Currer (Program and Ver			25	mA
IPP2	V _{PP} Current	CE=V _{IL}		25	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)	Lir Min	nits Max l	Units
tas	Address Setup Tir	ne	2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time	e .	0		μS
toH	Data Hold Time		2		μS
tDFP	OE High to Output Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	V _{CC} Setup Time		2		μS
tpw	CE Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from OE	(Note 2)		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	. $0.45\ V$ to $2.4\ V$
Input Timing Reference Level	0.8 V to 2.0 V
Output Timing Reference Level	$0.8\ V$ to $2.0\ V$

Notes

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100 µsec ±5%.


Atmel's 27LV256R Integrated Product Identification Code

	Pins						Hex			
Codes	A0	07	06	O 5	04	03	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

Note: 1. The AT27LV256R has the same Product Identification Code as the AT27C256R. Both are programming compatible.

Rapid Programming Algorithm

A $100 \, \mu s$ $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to $6.5 \, \text{V}$ and V_{PP} is raised to $13.0 \, \text{V}$. Each address is first programmed with one $100 \, \mu s$ $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to $10 \, \text{successive} \, 100 \, \mu s$ pulses are applied with a verification after each pulse. If the byte fails to verify after $10 \, \text{pulses}$ have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to $5.0 \, \text{V}$ and V_{CC} to $5.0 \, \text{V}$. All bytes are read again and compared with the original data to determine if the device passes or fails.





Ordering Information

tacc		= 3.6 V	Ordering Code	Package	Operation Range	
120	8	0.02	AT27LV256R-12DC AT27LV256R-12JC AT27LV256R-12LC AT27LV256R-12PC AT27LV256R-12RC AT27LV256R-12TC	28DW6 32J 32LW 28P6 28R 28T	Commercial (0°C to 70°C)	
120	10	0.02	AT27LV256R-12DI AT27LV256R-12JI AT27LV256R-12LI AT27LV256R-12PI AT27LV256R-12RI AT27LV256R-12TI	28DW6 32J 32LW 28P6 28R 28T	Industrial (-40°C to 85°C)	
150	8	0.02	AT27LV256R-15DC AT27LV256R-15JC AT27LV256R-15LC AT27LV256R-15PC AT27LV256R-15RC AT27LV256R-15TC	28DW6 32J 32LW 28P6 28R 28T	Commercial (0°C to 70°C)	
150	10	0.02	AT27LV256R-15DI AT27LV256R-15JI AT27LV256R-15LI AT27LV256R-15PI AT27LV256R-15RI AT27LV256R-15TI	28DW6 32J 32LW 28P6 28R 28T	Industrial (-40°C to 85°C)	
200	8	0.02	AT27LV256R-20DC AT27LV256R-20JC AT27LV256R-20LC AT27LV256R-20PC AT27LV256R-20RC AT27LV256R-20TC	28DW6 32J 32LW 28P6 28R 28T	Commercial (0°C to 70°C)	
200	10	0.02	AT27LV256R-20DI AT27LV256R-20JI AT27LV256R-20LI AT27LV256R-20PI AT27LV256R-20RI AT27LV256R-20TI	28DW6 32J 32LW 28P6 28R 28T	Industrial (-40°C to 85°C)	

= Advance Information

Ordering Information

tacc	Icc (mA) Vcc = 3.6 V		,		Operation Range		
(ns)	Active	Standby	Ordering Obde	Package			
250	8	0.02	AT27LV256R-25DC AT27LV256R-25JC AT27LV256R-25LC AT27LV256R-25PC AT27LV256R-25RC AT27LV256R-25TC	28DW6 32J 32LW 28P6 28R 28R	Commercial (0°C to 70°C)		
250	10	0.02	AT27LV256R-25DI AT27LV256R-25JI AT27LV256R-25LI AT27LV256R-25PI AT27LV256R-25RI AT27LV256R-25TI	28DW6 32J 32LW 28P6 28R 28R	Industrial (-40°C to 85°C)		

	Package Type	
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)	
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)	
28T	28 Lead, Plastic Thin Small Outline Package OTP (TSOP)	

