

Semiconductor

524,288 x 8 CMOS High Speed Static RAM

Features

Very Fast Access Times of 025/35/45 ns.

JEDEC Standard 32 pin DIL footprint.

Operating Power 3410 mW (max.)

Standby Power 110 mW (max.)-L-Version

Onboard Decoupling Capacitors

Completely Static Operation.


2.0V Battery Back-up Capability.

Directly TTL compatible.

Common data inputs & outputs.

May be processed to MIL-STD-883, non-compliant.

Block Diagram





512K x 8 SRAM

MS8512SC-025/35/45

Issue 1.0 : April 1993

ADVANCE PRODUCT INFORMATION





| Absolute Maximum Ratings (1) | | | |
|--|------------------|-------------|----|
| Voltage on any pin relative to V _{ss} (2) | V _T | -1.0 to +7 | ٧ |
| Power Dissipation | P, | 1 | W |
| Storage Temperature | T _{sto} | -65 to +150 | •€ |

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width:- 3.0V for less than 20ns.

| | | min | typ | max | |
|-----------------------|----------------|------|-----|-----|----------------|
| Supply Voltage | V _∞ | 4.5 | 5.0 | 5.5 | V |
| Input High Voltage | V _H | 2.2 | - | 6.5 | V |
| Input Low Voltage | V." | -0.5 | - | 8.0 | V |
| Operating Temperature | T, | 0 | - | 70 | ℃ |
| | TA | -40 | - | 85 | °C (I suffix) |
| | T | -55 | - | 125 | °C (MB suffix) |

DC Electrical Characteristics ($V_{cc} = 5.0V \pm 10\%$, $T_{A} = -55$ °C to +125°C)

| Parameter | Symbol | Test Condition | min | typ | max | Unit |
|--------------------------------|------------------|--|-----|-----|------|------|
| Input Leakage Currrent | l _{us} | 0V≤V _M ≤V _{CC} | -20 | • | _ 20 | μA |
| (A17, A18, CS) | l _{uz} | 0.5V≤V ₂₁ ≤2.7V | -5 | - | 5 | μΑ |
| Output Leakage Current | Ιω | CS=V _M ,0V≤V _{OUT} ≤V _{CC} | -20 | - | 20 | μΑ |
| Operating Supply Curren | | CS≤V _s , V _{cc} =MAX, f=MAX=1/t _{pc} (MIN) | - | - | 650 | mA |
| Standby Supply Current | | CS≥V _M , V _{CC} =MAX, f=MAX=1/t _{RC} (MIN) | - | - | 160 | mΑ |
| | l _{se1} | CS≥V _M , All other inputs≤V _M or ≥ V _M , V _{CC} =MAX | - | - | 100 | mA |
| L-Version | | $\overline{\text{CS}} \ge \text{V}_{\text{cc}}$ -0.2V, $\text{V}_{\text{cc}} = \text{MAX}$, $\text{V}_{\text{k}} \le \text{V}_{\text{ss}} + 0.2$ V, | - | - | 20 | mA |
| | | $V_{\rm H} \ge V_{\rm cc}$ -0.2V, f=0 Hz | | | | |
| Output Voltage | Vol | I _{ot} =8.0mA | - | - | 0.4 | V |
| | V _{OH} | I _{OH} =-4.0mA | 2.4 | - | - | V |

Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_a=25°C)


| Parameter | Symbol | Test Condition | max | Unit |
|----------------------------------|------------------|---|-----|------|
| Input Capacitance (CS, A17, A18) | C _{IN1} | $f=1$ MHz, $V_{\infty}=5$ V $f=1$ MHz, $V_{\infty}=5$ V $f=1$ MHz, $V_{\infty}=5$ V | 8 | pF |
| I/P Capacitance (other) | C _{IN2} | f=1MHz, V _{cc} =5V | 40 | pF |
| VO Capacitance | C | $f=1MHz$, $V_{\infty}=5V$ | 32 | pF |

Note: Capacitance is sampled and not 100% tested.

AC Test Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * V_{cc}=5V±10%




Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

| - | | +025 | -3 | <u></u> | ~ | <u></u> 45 | | |
|--------------------------------------|------------------|---------|-----|---------|-----|---------------|-------|-------|
| Parameter | Symbol | min max | min | max | min | max | Units | Notes |
| Read Cycle Time | t _{ec} | 25 - | 35 | - | 45 | - | ns | |
| Address Access Time | t _M | - 25 | - | 35 | - | 45 | - ns | |
| Chip Select Access Time | t _{ACS} | - 25 | - | 35 | - | 45 | ns | |
| Output Enable to Output Valid | t _{oe} | - 8 | - | 12 | - | 15 | ns | |
| Output Hold from Address Change | t _{oH} | 3 - | 3 | - | 3 | - | ns | |
| Chip Selection to Output in Low Z | t _{cız} | 5 - | 5 | - | 5 | - | ns | 4 |
| Output Enable to Output in Low Z | toz | 0 - | 0 | - | 0 | - | ns | |
| Chip Deselection to Output in High Z | | - 10 | - | 15 | · 🕳 | 18 | ns | 3,4,5 |
| Output Disable to Output in High Z | t _{oHZ} | - 9 | - | 12 | - | 15 | ns | 3,5 |

= Under Evaluation

Read Cycle Timing Waveform



Notes: (1) WE is High for Read Cycle.


(2) Address valid prior to or coincident with CS transition Low.

(3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
 (4) At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} and t_{OHZ} is less than t_{CLZ}.
 (5) t_{CHZ}, t_{OHZ} and t_{WHZ} are specified with CL=5pF as in Load Diagram 2. Transition is measured ± 500mV typical from steady state voltage, allowing for actual tester RC time constant.


| | | -025 | | -35 | | -45 | | |
|----------------------------------|------------------|---------|-----|-----|-----|-----|-------|-------|
| Parameter | Symbol | min max | min | max | min | max | Units | Notes |
| Write Cycle Time | t _{wc} | 25 - | 35 | • | 45 | • | ns | |
| Chip Selection to End of Write | t _{cw} | 16 - | 20 | - | 25 | - | ns | |
| Address Valid to End of Write | t | 16 - | 20 | - | 25 | - | ns | |
| Address Setup Time | t _{AS} | 0 - | 0 | - | 0 | - | กร | |
| Write Pulse Width | t _{wp} | 16 - | 20 | - | 25 | - | ns | |
| Write Recovery Time | t _{wa} | 0 - | 0 | - | 0 | - | ns | |
| Write Enable to Output in High Z | t _{wiz} | 0 10 | 0 | 13 | 0 | 15 | ns | 7,8 |
| Data to Write Time Overlap | tow | 10 - | 13 | - | 15 | - | ns | |
| Data Hold from Write Time | t _{DH} | 0 - | 0 | - | 0 | - | ns | |
| Write Disable to Output in Low Z | twiz | 4 - | 4 | - | 4 | - | ns | 8 |

= Under Evaluation

Write Cycle No.1 Timing Waveform (9)



Write Cycle No.2 Timing Waveform (5.9)



AC Characteristics Notes

- (1) A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- (2) t_{wa} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

(3) \overrightarrow{OE} is continuously low. $(\overrightarrow{OE}=V_{\perp})$

(4) t_{witz} and t_{oliz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

(5) CS and WE can initiate and terminate a WRITE cycle.


(6) Test conditions as specified with the output loading in diagram 1 unless otherwise noted.

- (7) t_{CHZ}, t_{OHZ} and t_{WHZ} are specified with CL=5pF as in Load Diagram 2. Transition is measured ± 500mV typical from steady state voltage, allowing for actual tester RC time constant.
- (8) At any given temperature and voltage condition, tour is less than tour and twee is less than two.


(9) OE is continuously high (inactive).

| Parameter | Symbol | Test Condition | min | typ | max | Unit |
|------------------------------------|--------------------|--|-----------------|-----|-----|------|
| V _{cc} for Data Retention | V _{DR} | <u>CS</u> ≥V _∞ -0.2V | 2.0 | - | - | ٧ |
| Data Retention Current | CCDR | V _{cc} =3.0V, CS ≥V _{cc} -0.2V, | | | | |
| | 333.1 | 0.2V≥V _m ≥V _{cc} -0.2V | - | - | 6.0 | mA |
| Chip Deselect to Data Retention | ı t _{con} | See Retention Waveform | 0 | - | - | ns |
| Operation Recovery Time | t _R | See Retention Waveform | t _{ec} | - | - | ns |

Low V_∞ Data Retention Timing Waveform



Ordering Information



Note: For more information regarding screening flows, contact Mosaic Semiconductor Inc. for a 'Screening Flow Applications Note.'

mofaic

Mosaic
Semiconductor