

**ATT7C164  
ATT7C165  
ATT7C166**

**High-Speed CMOS SRAM  
64 Kbit (16K x 4)  
Common I/O**

## Features


- High speed — 10 ns maximum access time
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Data retention at 2 V for battery backup operation
- Plug-compatible with IDT7188/7198 and CY7C164/166
- Low-power operation
  - Active: 500 mW typical at 25 ns
  - Standby: 500  $\mu$ W typical
- Package styles available:
  - 22-/24-pin, plastic DIP
  - 24-pin, plastic SOJ (J-lead)

## Description

The ATT7C164, ATT7C165, and ATT7C166 devices are high-performance, low-power, CMOS static RAMs organized as 16,384 words by 4 bits per word. The data-in and data-out signals share I/O pins. The ATT7C164 device has a single active-low chip enable, while the ATT7C165 has two chip enables and a separate output enable. The ATT7C166 Static RAM has a single chip enable and an output enable. Parts are available in four speeds with worst-case access times from 10 ns to 20 ns.

Inputs and outputs are TTL compatible. Operation is from a single 5 V power supply. Power consumption is 500 mW (typical) at 25 ns. Dissipation drops to 75 mW (typical) when the memory is deselected (enable is high).

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption when the memory is deselected or during read or write accesses that are longer than the minimum access time. In addition, data can be retained in inactive storage with a supply voltage as low as 2 V. The ATT7C164, ATT7C165, and ATT7C166 devices consume only 30  $\mu$ W at 3 V (typical), thereby allowing effective battery backup operation.



**Figure 1. Block Diagram**

## Pin Information

Table 1. ATT7C164 DIP Pin Descriptions

Pin	Name/Function
A0—A13	Address
I/O0—I/O3	Data Input/Output
CE	Chip Enable
WE	Write Enable
GND	Ground
Vcc	Power

Table 2. ATT7C164 SOJ Pin Descriptions

Pin	Name/Function
A0—A13	Address
I/O0—I/O3	Data Input/Output
CE	Chip Enable
WE	Write Enable
GND	Ground
Vcc	Power
NC	No Connect

Table 3. ATT7C165 Pin Descriptions

Pin	Name/Function
A0—A13	Address
I/O0—I/O3	Data Input/Output
CE1 and CE2	Chip Enable
WE	Write Enable
OE	Output Enable
GND	Ground
Vcc	Power




Figure 2. Pin Diagram




Figure 3. Pin Diagram




Figure 4. Pin Diagram

## Pin Information (continued)

Table 4. ATT7C166 Pin Descriptions

Pin	Name/Function
A0—A13	Address
I/O0—I/O3	Data Input/Output
CE	Chip Enable
WE	Write Enable
OE	Output Enable
GND	Ground
Vcc	Power
NC	No Connect




Figure 5. Pin Diagram

## Functional Description

The ATT7C164, ATT7C165, and ATT7C166 devices provide asynchronous (unclocked) operation with matching access and cycle times. An active-low chip enable and a 3-state I/O bus simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. For the ATT7C164, reading from a designated location is accomplished by presenting an address and then taking  $\overline{\text{CE}}$  low while  $\overline{\text{WE}}$  remains high. For the ATT7C166 device, both  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  must be low. The ATT7C165 device requires  $\overline{\text{CE}}$ ,  $\overline{\text{CE}}$ , and  $\overline{\text{OE}}$  to be low. The data in the addressed memory location then appears on the data-

out pin within one access time. When  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high or  $\overline{\text{WE}}$  is low, the output pin stays in a high-impedance state.

Writing to an addressed location is accomplished when the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both low. Either signal can be used to terminate the write operation. Data-in and data-out signals have the same polarity.

Latch-up and static discharge protection are provided on-chip. The ATT7C164, ATT7C165, and ATT7C166 devices can withstand an injection of up to 200 mA on any pin without damage.

## Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	$T_{\text{stg}}$	-65	150	°C
Operating Ambient Temperature	$T_A$	-55	125	°C
Supply Voltage with Respect to Ground	$V_{\text{cc}}$	-0.5	7.0	V
Input Signal with Respect to Ground	—	-3.0	7.0	V
Signal Applied to High-impedance Output	—	-3.0	7.0	V
Output Current into Low Outputs	—	—	25	mA
Latch-up Current	—	>200	—	mA

## Recommended Operating Conditions

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ V <sub>CC</sub> ≤ 5.5 V

## Truth Tables

Table 5. Truth Table for the ATT7C164

$\overline{\text{CE}}$	$\overline{\text{WE}}$	Inputs/Outputs	Mode
H	X	High Z	Deselect/Powerdown
L	H	Data Out	Read
L	L	Data In	Write

Table 6. Truth Table for the ATT7C165

$\overline{\text{CE1}}$	$\overline{\text{CE2}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode
H	X	X	X	High Z	Deselect/Powerdown
X	H	X	X	High Z	Deselect/Powerdown
L	L	H	L	Data Out	Read
L	L	L	X	Data In	Write
L	L	H	H	High Z	Output Disabled

Table 7. Truth Table for the ATT7C166

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode
H	X	X	High Z	Deselect/Powerdown
L	H	L	Data Out	Read
L	L	H	Data In	Write
L	H	H	High Z	Output Disabled

## Electrical Characteristics

Over all Recommended Operating Conditions

Table 8. General Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage: High	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> = 4.5 V	2.4	—	—	V
Low	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	—	—	0.4	V
Input Voltage: High	V <sub>IH</sub>	—	2.2	—	V <sub>CC</sub> + 0.3	V
Low <sup>1</sup>	V <sub>IL</sub>	—	-3.0	—	0.8	V
Input Current	I <sub>ix</sub>	Ground ≤ V <sub>i</sub> ≤ V <sub>CC</sub>	-10	—	10	μA
Output Leakage Current	I <sub>oz</sub>	Ground ≤ V <sub>o</sub> ≤ V <sub>CC</sub> , CE = V <sub>CC</sub>	-10	—	10	μA
Output Short Current	I <sub>os</sub>	V <sub>o</sub> = Ground, V <sub>CC</sub> = Max <sup>2</sup>	—	—	-350	mA
V <sub>CC</sub> Current: Inactive <sup>3</sup>	I <sub>CC2</sub>	—	—	15	30	mA
Standby <sup>4</sup>	I <sub>CC3</sub>	—	—	100	500	μA
DR Mode	I <sub>CC4</sub>	V <sub>CC</sub> = 2.0 V <sup>5</sup>	—	10	250	μA
Capacitance:						
Input (Except CE2 /165)	C <sub>I</sub>	T <sub>A</sub> = 25 °C, V <sub>CC</sub> = 5.0 V	—	—	7	pF
Input (CE2 /165)	C <sub>I</sub>	—	—	—	10	pF
Output	C <sub>O</sub>	Test frequency = 1 MHz <sup>6</sup>	—	—	7	pF

1. This device provides hard damping of transient undershoot. Input levels below ground are clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond-wire fusing constraints.
2. Duration of the output short-circuit should not exceed 30 s.
3. Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously disabled, i.e., CE (CE1 and CE2 on the ATT7C165) ≥ V<sub>IH</sub>.
4. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE (CE1 and CE2 on the ATT7C165) = V<sub>CC</sub>. Input levels are within 0.5 V of V<sub>CC</sub> or ground.
5. Data retention operation requires that V<sub>CC</sub> never drops below 2.0 V. CE (CE1 and CE2 on the ATT7C165) must be ≥ V<sub>CC</sub> - 0.3 V. For all other inputs, V<sub>IN</sub> ≥ V<sub>CC</sub> - 0.3 V or V<sub>IN</sub> < 0.3 V is required to ensure full powerdown.
6. This parameter is not 100% tested.

Table 9. Electrical Characteristics by Speed

Parameter	Symbol	Test Condition	Speed (ns)					Unit
			25	20	15	12	10	
Max V <sub>CC</sub> Current, Active	I <sub>CC1</sub>	*	100	125	160	190	205	mA

- \* Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., CE (CE1 and CE2 on the ATT7C165) and WE ≤ V<sub>IL</sub>. Input pulses are 0 V to 3.0 V.  
Max I<sub>CC</sub> shown applies over the active operating temperature range.

## Timing Characteristics

Table 10. Read Cycle<sup>1, 2, 3, 4</sup>

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 12), and output loading for specified  $I_{OL}$  and  $I_{OH}$  +30 pF (see Figure 11A).

Symbol	Parameter	Speed									
		25		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t <sub>AD</sub> XAD <sub>X</sub> , t <sub>CE</sub> LCEH	Read-cycle Time	25	—	20	—	15	—	12	—	10	—
t <sub>AD</sub> XDOV	Address Change to Output Valid <sup>5, 6</sup>	—	25	—	20	—	15	—	12	—	10
t <sub>AD</sub> XDOX	Address Change to Output Change	3	—	3	—	3	—	3	—	3	—
t <sub>CE</sub> LDOV	Chip Enable Low to Output Valid <sup>5, 7</sup>	—	25	—	20	—	15	—	12	—	10
t <sub>CE</sub> LDOZ	Chip Enable Low to Output Low- Z <sup>8, 9</sup>	3	—	3	—	3	—	3	—	3	—
t <sub>CE</sub> HDOZ	Chip Enable High to Output High- Z <sup>8, 9</sup>	—	10	—	8	—	8	—	5	—	4
t <sub>OE</sub> LDOV	Output Enable Low to Output Valid	—	12	—	10	—	8	—	6	—	4
t <sub>OE</sub> LDOZ	Output Enable Low to Output Low- Z <sup>8, 9</sup>	0	—	0	—	0	—	0	—	0	—
t <sub>OE</sub> HDOZ	Output Enable High to Output High- Z <sup>8, 9</sup>	—	10	—	8	—	5	—	5	—	4
t <sub>CE</sub> LICH, t <sub>AD</sub> XICH	Chip Enable Low or Address Change to Powerup <sup>10, 11</sup>	0	—	0	—	0	—	0	—	0	—
t <sub>ICH</sub> ICL	Powerup to Powerdown <sup>10, 11</sup>	—	25	—	20	—	20	—	20	—	18

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, t<sub>AD</sub>XWEH (Table 11) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- Transition is measured  $\pm 200$  mV from steady-state voltage with specified loading in Figure 11B. This parameter is sampled and not 100% tested.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) or  $\overline{WE}$  must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01  $\mu$ F high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- $\overline{WE}$  is high for the read cycle.
- The chip is continuously selected ( $\overline{CE}$  low;  $\overline{CE1}$  and  $\overline{CE2}$  low).
- All address lines are valid prior to or coincident with the  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) transition to low.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- This parameter is not 100% tested.
- Powerup from Icc2 to Icc1 occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165); (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); (3) transition on any address line ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); or (4) transition on any data line ( $\overline{CE}$  and  $\overline{WE}$  active;  $\overline{CE1}$ ,  $\overline{CE2}$ , and  $\overline{WE}$  active on the ATT7C165). The device automatically powers down from Icc1 to Icc2 after t<sub>ICH</sub>ICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

## Timing Characteristics (continued)

Table 11. Write Cycle<sup>1, 2, 3, 4</sup> (See Figures 8, 9, and 10.)


Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 12), and output loading for specified  $I_{OL}$  and  $I_{OH}$  +30 pF (see Figure 11A).

Symbol	Parameter	Speed									
		25		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tAD <sub>XAD<sub>X</sub></sub>	Write-cycle Time	20	—	20	—	15	—	12	—	10	—
tCEL <sub>WEH</sub> , tCEL <sub>CEH</sub>	Chip Enable Low to End of Write	15	—	15	—	12	—	10	—	8	—
tAD <sub>XWEX</sub> , tAD <sub>XWEL</sub>	Address Change to Beginning of Write	0	—	0	—	0	—	0	—	0	—
tAD <sub>XWEH</sub> , tAD <sub>XCEL</sub>	Address Change to End of Write	15	—	15	—	12	—	10	—	8	—
tWEH <sub>AD<sub>X</sub></sub> , tCEH <sub>AD<sub>X</sub></sub>	End of Write to Address Change	0	—	0	—	0	—	0	—	0	—
tWEL <sub>WEH</sub> , tWEL <sub>CEH</sub>	Write Enable Low to End of Write	15	—	15	—	12	—	10	—	8	—
tDIV <sub>WEH</sub> , tDIX <sub>CEH</sub>	Data Valid to End of Write	10	—	10	—	7	—	6	—	5	—
tCEH <sub>DIX</sub> , tWEH <sub>DIX</sub>	End of Write to Data Change	0	—	0	—	0	—	0	—	0	—
tWEH <sub>DOZ</sub>	Write Enable High to Output Low-Z <sup>5, 6</sup>	0	—	0	—	0	—	0	—	0	—
tWEL <sub>DOZ</sub>	Write Enable Low to Output High-Z <sup>5, 6</sup>	—	7	—	7	—	5	—	4	—	4
tCEL <sub>ICH</sub>	Chip Enable Low to Powerup <sup>7, 8</sup>	0	—	0	—	0	—	0	—	0	—
tWEL <sub>ICH</sub>	Write Enable Low to Powerup <sup>7, 8</sup>	0	—	0	—	0	—	0	—	0	—
tCEH <sub>VCL</sub>	Chip Enable High to Data Retention <sup>7</sup>	0	—	0	—	0	—	0	—	0	—
tVCH <sub>CEL</sub>	Powerup to Chip Enable Low	20	—	20	—	15	—	12	—	10	—
tICH <sub>ICL</sub>	Powerup to Powerdown	—	25	—	20	—	20	—	20	—	18

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAD<sub>XWEH</sub> is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- CE (CE1 and CE2 on the ATT7C165) or WE must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 11B. This parameter is sampled and not 100% tested.
- This parameter is not 100% tested.
- Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE (CE1 and CE2 on the ATT7C165); (2) falling edge of WE (CE active; CE1 and CE2 active on the ATT7C165); (3) transition on any address line (CE active; CE1 and CE2 active on the ATT7C165); or (4) transition on any data line (CE and WE active; CE1, CE2, and WE active on the ATT7C165). The device automatically powers down from lcc1 to lcc2 after tICH<sub>ICL</sub> has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

## Timing Characteristics (continued)

## Timing Diagrams




## Notes:

$\overline{WE}$  is high for the read cycle.

The chip is continuously selected ( $\overline{CE}$  low on the ATT7C164 and 166;  $\overline{CE1}$  and  $\overline{CE2}$  low on the ATT7C165).

Figure 6. Read Cycle — Address-Controlled



## Notes:


$\overline{WE}$  is high for the read cycle.

All address lines are valid prior to or coincident with the  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) transition to low.

Figure 7. Read Cycle —  $\overline{CE}$  /  $\overline{OE}$  -Controlled



## Timing Characteristics (continued)




## Notes:

The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) low and  $\overline{WE}$  low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If  $\overline{WE}$  goes low before or concurrent with  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) going low, the output remains in a high-impedance state.

If  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) goes high before or concurrent with  $\overline{WE}$  going high, the output remains in a high-impedance state.

Powerup from  $I_{cc2}$  to  $I_{cc1}$  occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165); (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); (3) transition on any address line ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); or (4) transition on any data line ( $\overline{CE}$  and  $\overline{WE}$  active;  $\overline{CE1}$ ,  $\overline{CE2}$ , and  $\overline{WE}$  active on the ATT7C165). The device automatically powers down from  $I_{cc1}$  to  $I_{cc2}$  after  $t_{ICHICL}$  has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 8. Write Cycle —  $\overline{WE}$ -Controlled

## Notes:

The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) low and  $\overline{WE}$  low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If  $\overline{WE}$  goes low before or concurrent with  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) going low, the output remains in a high-impedance state.

If  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165) goes high before or concurrent with  $\overline{WE}$  going high, the output remains in a high-impedance state.

Powerup from  $I_{cc2}$  to  $I_{cc1}$  occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$  ( $\overline{CE1}$  and  $\overline{CE2}$  on the ATT7C165); (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); (3) transition on any address line ( $\overline{CE}$  active;  $\overline{CE1}$  and  $\overline{CE2}$  active on the ATT7C165); or (4) transition on any data line ( $\overline{CE}$  and  $\overline{WE}$  active;  $\overline{CE1}$ ,  $\overline{CE2}$ , and  $\overline{WE}$  active on the ATT7C165). The device automatically powers down from  $I_{cc1}$  to  $I_{cc2}$  after  $t_{ICHICL}$  has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 9. Write Cycle —  $\overline{CE}$ -Controlled

## Timing Characteristics (continued)




Figure 10. Data Retention




Figure 11. Test Loads





Figure 12. Transition Times

## Ordering Information



Operating Range 0 °C to 70 °C on all devices.

Device #	Package Style	Performance Speed				
		25 ns	20 ns	15 ns	12 ns	10 ns
ATT7C164	22-Pin, Plastic DIP	ATT7C164P-25	ATT7C164P-20	ATT7C164P-15	ATT7C164P-12	ATT7C164P-10
	24-Pin, Plastic SOJ	ATT7C164J-25	ATT7C164J-20	ATT7C164J-15	ATT7C164J-12	ATT7C164J-10
ATT7C165	24-Pin, Plastic DIP	ATT7C165P-25	ATT7C165P-20	ATT7C165P-15	ATT7C165P-12	ATT7C165P-10
	24-Pin, Plastic SOJ	ATT7C165J-25	ATT7C165J-20	ATT7C165J-15	ATT7C165J-12	ATT7C165J-10
ATT7C166	24-Pin, Plastic DIP	ATT7C166P-25	ATT7C166P-20	ATT7C166P-15	ATT7C166P-12	ATT7C166P-10
	24-Pin, Plastic SOJ	ATT7C166J-25	ATT7C166J-20	ATT7C166J-15	ATT7C166J-12	ATT7C166J-10