74HC/HCT7132

FEATURES

- Precision inputs
- 2 operation modes: PAST and comparator
- In PAST mode: Inverting outputs in view of the precision oscillator application
- In comparator mode: Non-inverting outputs to simplify the design of an external hysteresis network
- 3-state outputs for bus oriented applications
- Output capability: Bus driver
- Icc category: MSI

APPLICATIONS

- Precision oscillators
- Signal reconditioning
- Level conversion
- Process control (temperature, pressure, power e.g.)
- Accurate level detectors
- Time delays
- Overvoltage, overcurrent protection
- Bargraph display with LED's
- Battery charge control
- Analog to digital conversion

DESCRIPTION

The 74HC/HCT7132 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT7132 contain 4 comparators with two common reference inputs V_H and V_L and four separate signal inputs Vino to Vina. The circuits can be applied in two modes:

1) The PAST (precision adjustable Schmitt-trigger) mode at which a voltage level equal to the wanted V_T must be applied to the V_{rH} input and a voltage level equal to the wanted V_{T-} to the V_{rL} input.

QUICK REFERENCE DATA

GND = 0 V: T__ = 25 °C: t = t = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
	High trip level	PAST mode; V _{cc} = 3 to 6 V	1.15 to V _{cc} – 1.2	V
V _{rH}	reference level	Comparator mode; V _{cc} = 3 to 6 V	0.6 to V _{cc}	٧
V _{rL}	Low trip level	PAST mode; V _{CC} = 3 to 6 V	1.10 to V _{cc} - 1.25	٧
δV,	DC inaccuracy	$V_{cc} = 3 \text{ to } 6 \text{ V}$	±20	mV
C _{PO}	power dissipation capacitance per function	V _{cc} = 5 V PAST mode Comparator mode	100 30	pF pF
P _d	Total DC power dissipation	Comparator mode; $V_{CC} = 4.5 \text{ V};$ $V_{rL} = V_{INn} = 0 \text{ V};$ $V_{rH} = 2.25 \text{ V}$	8	mW
t _{min} /t _{min}	Minimum rise and fall time for optimum operation	PAST mode; V _{CC} = 4.5 V; V _{rH} = 3 V; V _{rL} = 1.5 V	180	ns
t _{PHL} /t _{PLH}	propagation delay V _{inn} to Q	PAST mode; V _{cc} = 4.5 V	40/60	ns

Notes to the quick reference data:


1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW): $P_0 = C_{PO} \times V_{CC}^2 \times f_i + C_L \times V_{CC}^2 \times f_o$ where: $f_i = \text{input frequency in MHz}$; $C_L = \text{output load capacity in pF}$;


 f_0 = output frequency in MHz; V_{cc} = supply voltage in V.

ORDERING INFORMATION

TYPE NUMBER		PAC	KAGE	
TIPE NOMBER	PINS	PIN POSITION	MATERIAL	CODE
74HC/HCT7132P	14	DIL	plastic	SOT27
74HC/HCT7132T	14	SO	plastic	SOT108

74HC/HCT7132





PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 6, 8, 13	Q ₀ to Q ₃	3-state latch outputs
2	ŌĒ	3-state output enable input (active LOW)
3, 5, 10, 12	V _{in0} to V _{in3}	signal inputs
4	V _{rL}	low reference voltage input
7	GND	ground (0 V)
9	LE	latch enable input (active HIGH)
11	V _{rH}	high reference voltage input
14	V _{cc}	positive supply voltage

FUNCTION TABLE for PAST mode (table 1)

V _{inn} (rising edge)	LE	ŌĒ	Q _n
V _{inn} < V _{LL}	L	L	H
$V_{LL} < V_{inn} < V_{rH}$	L	L	H
$V_{HH} > V_{inn} > V_{rH}$	L	L	L .
V _{inn} > V _{HH}	L	L	L
1/ /falling adea)	T 1 E	7.5	_
V _{inn} (falling edge)	LE	OE	Q _n
$V_{HH} > V_{inn} > V_{rL}$	L	L	L C
$V_{HH} > V_{inn} > V_{rL}$ $V_{LL} < V_{inn} < V_{rL}$	L	L	L H
$V_{HH} > V_{inn} > V_{rL}$	L	L L	L
$V_{HH} > V_{inn} > V_{rL}$ $V_{LL} < V_{inn} < V_{rL}$	L L L	L L L	H

2) The comparator mode at which the $V_{\rm rL}$ input must be connected to GND and the $V_{\rm rH}$ input is the active reference level input. In this mode a few resistors must be added to achieve a small hysteresis in order to avoid oscillations. The operation in both modes will be further explained by means of the logic diagram of fig.5.

DETAILED DESCRIPTION

The mode selector.

See fig.5 for logic diagram. The circuit can be applied in two modes that are selected by the mode selector on bases of the level on the $V_{\rm rL}$ input. When the level on

this input is in the operating area of the PAST mode ($V_{\rm A} > 1$ V) the true output of the mode detector is "0" which means that the PAST mode is selected. When the $V_{\rm A}$ input is at GND level the true output of the mode detector is "1" by which the comparator mode is selected. This mode needs only one reference input being the $V_{\rm rH}$ input.

The Power-on Detector

The power-on detector selects a window typically between $V_{\text{INn}} = 1 \text{ V}$

H = HIGH voltage level

L = LOW voltage level

Z = high impedance OFF-state

X = don't care


Q_{i_1} = initial state


and $V_{\text{INn}} = V_{\text{CC}} - 1$ V in which in case of the PAST mode the power of the analog part (comparator) is switched on. When operating in the comparator mode the power is always switched on by means of an OR gate.


The digital detector

The digital detector is a Flip-Flop which output is set to LOW when

74HC/HCT7132







 V_{INn} < 1 V and to HIGH when V_{INn} > V_{CC} - 1 V. This detector controls the output stage in the cases that the power of the comparator is switched off. This is performed by means of the switches SW_a and SW_a.

The latch

The output information can be stored in a latch on activating the LE input. In the PAST mode this latch is also used to control the reference input of the comparator which is either connected to the $\rm V_{rH}$ input via SW, or to the $\rm V_{rL}$ input via SW₂. In case of the comparator mode the reference input is always connected to the $\rm V_{rH}$ input. This is done by means of an AND gate.


The exclusive OR gate

By means of this function the output stage is switched between inverting and non-inverting. In the PAST mode the inverting output of the mode selector is "1" so the exclusive OR is inverting. In the comparator mode this output is "0" so the exclusive OR is non-inverting.

The operation in the PAST mode

The operation in the PAST mode will be further outlined with the aid of Fig.5 and 9, and table 1. When the level of V_{IND} is 0 V the power of the comparator is switched OFF and the output circuit is controlled by the digital detector which output is LOW in that situation. So the output of the transparent latch is LOW. As the output stage is inverting now Q_n is HIGH. In this condition the reference input of the comparator is connected to the +V_{rt} input. When starting from 0 V the level at Vinn is increased, at about the Vill level (≈1 V) the DC power of the comparator is switched ON. The control of the output circuit is switched over from the digital detector output to the comparator output, when after a delay the voltage at this node is stabilised. During this operation the output level of the latch output remains LOW and the level of Q. HIGH. When the level at Vinn reaches the Vit level the output level of the comparator turns to HIGH and so the output level of the transparent latch. The level at Q turns to LOW. In this instant the reference input of the comparator is switched over from V_{rH} to V_{rL} leaving the output voltage at Qn constant. When the level at Vinn reaches the V_{HH} level (≈V_{CC} - 1 V) the DC power of the comparator is switched OFF. The control of the output circuit is switched over from the comparator output to the digital detector output which voltage level is HIGH in this situation. During this action the level at Q_n remains LOW. When the level at the V_{inn} input is decreased starting at V_{CC} level, at the V_{HH} level (≈V_{cc} - 1 V) the power of the comparator will be switched on again. The control of the output circuit

74HC/HCT7132








Fig.8 Waveforms applied during measurements see fig.13.

100 150 200 250 300 350 400 450 500

is switched over from the digital detector output to the comparator output when after a delay the voltage at this node is stabilised. As the comparator output level is HIGH in this situation the output level of the latch remains HIGH and the Q output LOW. When the level at Vinn reaches the Villevel the output level of the comparator turns to LOW and so the output level of the transparent latch. The level at Q turns to HIGH. In this instant the reference input of the comparator is switched over from V_d to V_d leaving the output voltage at Qn constant. When the level at Vinn reaches about 1 V the DC power of the comparator is switched OFF again. The control of the output circuit is switched over from the comparator output to the digital detector output which voltage level is LOW in this situation. During this action the level at Q, remains HIGH. The function of the circuit is a Schmitt-Trigger of which the $V_{\tau_{+}}$ and $V_{\tau_{-}}$ levels can be set at the V_{rH} and V_t inputs. These levels can be varied from ≈1 V up to ≈V_{cc} - 1 V. so the maximum obtainable hysteresis is \approx V_{cc} - 2 V. The on-and off switching of the power and the stabilisation of the comparator needs time, therefore the minimum applicable rise-





and fall time of the input signal are limited when the maximum accuracy is required. When during the rise time of the input signal the input level has past the V, level, the power starts to switch on. Only when the comparator is stable at the moment that the input signal passes the V_H level the comparator has its true delay and its optimal accuracy. When the V_H level is passed before the comparator is stable an extra delay occurs due to the switching of the power and the accuracy of the comparator is less. At the positive going edge, this extra delay depends on the difference between V_{tt} and V_{rt} and the rise time of the signal. This is shown in Fig.8, where by means of curves A and B t_{PHL} is plotted at V_{tH} is 1.15 V and 2.25 V respectively and $V_{cc} = 4.5 \text{ V}$. As with curve a V_{rel} is very close to V_{LL} the part of the input edge that is available for switching the power on is very small. This causes that only at a rise time > 500 ns/V the delay will be equal to the true delay of the comparator. At V_{rt} = 2.25 V this situation is reached already at a rise time of 120 ns/V. At a very short rise time, the major part of the propagation delay is due to the switching (Continued)

74HC/HCT7132




Fig. 10 Possible circuit for a bargraph.




Fig.12 Operating area for V_M in comparator mode.

time of the power. At the negative going edge, the power is switched on when the level V_{HH} is passed so the extra delay depends on the difference between V_{HH} and V_n and the fall time of the signal. This situation is referred to with curves C and D where tell is drawn against the fall time of the input signal. With curve C V_d is 3.25 V which is on the edge of the operating region. Curve D corresponds with a V_{rt} value of 2.25 V. For linear input edges the recommended minimum rise time at $V_{cc} = 4.5 \text{ V}$ or 6 V is 100 ns/V and at $V_{cc} = 3 \text{ V}$, 300 ns/V. For non-linear input signals, during the rising edge there must be a delay between the time at which the VLL level is passed and the time at which the V_{rs} level is passed. This delay will be dependent on the V_{cc} level and the amplitude of the overdrive of Vil. There is no limitation on the signal slope during the passing of the levels. For the same reasons, during the falling edge there must be a delay between the time at which the V_{HH} level is passed and the time at which the V_d level is passed.

A possible application of the circuit is as precision oscillator see Fig.6. The operating frequency is:




Fig.11 Curve showing the t_{PLH}/t_{PHL} as a function of the overdrive for the comparator application. Waveforms applied during measurements see fig.13.

$$f = \frac{1}{t_{nc} + 2 \times (t_{PLH} + t_{Prec})} \text{ where } t_{nc} = 2 \times \text{In } \left(\frac{V_{cc} \cdot V_{s}}{V_{cc} \cdot V_{rs}}\right) \times \text{RC}$$

The operation in the comparator mode

The IC can be applied as a comparator by connecting the $V_{\rm rL}$ input to GND and adjusting the level at $V_{\rm rL}$ to the wanted detection level see Fig.7. In this mode the DC power of the comparator is always on and the output stage is set to non-inverting. The function table for this operation mode is given in table 2.

FUNCTION TABLE for Comparator mode (table 2)

INPUT	LE	ŌĒ	Q _n
V _{inn} < V _{ref}	L	L	L
V _{inn} > V _{ref}	L	L	н
V _{inn} = X	н	L	Q _{n-1}
V _{inn} = X	х	Н	z

H = HIGH voltage level

L = LOW voltage level

Z = high impedance OFF-state

X = don't care

The fact that the power is always on offers the feature of a more extended operation region of the $V_{\rm rel}$ input voltage which is at a $V_{\rm CC}$ of 4.5 V from 1.1 V up to 4.2 V see also Fig.12. A hysteresis of about 50 mV is required to overcome oscillations. This has to be performed by means of a few external resistors. The DC power in this operation mode at $V_{\rm CC}=4.5$ V is typical 2 mW per function. A curve showing $t_{\rm PD}$ as a function of the overdrive is given in Fig.11. A possible diagram for a bargraph display is shown in Fig.10.

74HC/HCT7132

3-state

DC CHARACTERISTICS FOR 74HC

Output capability: Bus driver

l_{cc} category: MSI Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°	C)					TES	ST CONDITIONS
SYMBOL	PARAMETER		+25		-40 t	-40 to +85 -40 to +125				V _{cc}		OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	(V)	O11.E11
V _{cc}	DC supply voltage	3.0	-	6.0	3.0	6.0	3.0	6.0	٧			
V _{err}	Error on trip level	-	±20	-	-	-	-	-	mV	3.0 to 6.0		over V _{ref} range
VLL	V _{IN} at which power for comparator is switched ON	0.4	0.7	0.9	0.4	0.9	0.4	0.9	٧	3.0 to 6.0		Fig.9
V _{HH}	V _{IN} at which power for comparator is switched OFF	V _{cc} - 1.1	V _{cc} - 0.9	V _{cc} - 0.5	V _{cc} - 1.1	V _{cc} - 0.5	V _{cc} - 1.1	V _{cc} - 0.5	٧	3.0 to 6.0		Fig.9
I _{cc}	active supply current. Comparator mode	-	2.0	3.4	-	-	-	_	mA	4.5		V _{rH} = 2.25 V V _{rL} = 0 V
Icc	supply current. PAST mode	_	30	50	_	-	-		μА	4.5		V _{rL} = 3 V V _{rL} = 1.5 V
Icc	quiescent supply current	-	-	8	_	80	_	160	μА	6.0		$V_{\text{IN}} = V_{\text{rL}} = V_{\text{CC}}$ $V_{\text{IN}} = 0 \text{ V}$

					T _{amb} (°	C)				TEST CONDITIONS			
SYMBOL	PARAMETER	+25			-40 t	-40 to +85 -40 to +125			UNIT	Vcc	V,	OTHER	
		MIN.	TYP.	MAX.				MAX.		(V)	(V)	O 111211	
V _{rH}	HIGH reference level, (V _{T+})	1.15	-	V _{cc} - 1.2	1.15	V _{cc} - 1.2	1.15	V _{cc} -	٧	3.0 to 6.0			
V _{rL}	LOW reference level, (V _{T-})	1.1	-	V _{cc} - 1.25	1.1	V _{cc} – 1.25	1.1	V _{cc} - 1.25	>	3.0 to 6.0			
V _{Hmin}	Minimum hysteresis voltage, (V _H – V _L)	-	50	-	-	-	-	-	mV	3.0 to 6.0			

COMPARATOR mode

		T _{amb} (°C)								TEST CONDITIONS			
SYMBOL	PARAMETER	+25		-40 to +85 -		-40 to +125		UNIT	V _{cc}		OTHER		
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	(V)	OTTIETT	
V _{rHmin}	minimum reference level	-	0.6	-	-	-	-	-	٧	4.5		over V _{ref} range	
V _{rHmax}	maximum reference level	-	V _{cc}	-	-	-	-	-	V	4.5		over V _{ref} range	

74HC/HCT7132

AC CHARACTERISTICS FOR 74HC GND = 0 V; t, = t, = 6 ns; C_L = 50 pF

					T _{emb} (°				UNI		TE	STC	ONDITIONS
SYMBOL	PARAMETER		+25		-40 f	to +85	-40 t	o +125	T	V _{cc}	V _{rH}	V,L	WAVEFORMS
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	•	(V)	₹rH	V rL	WAVEFORMS
t _{PHL}	propagation delay V _{im} to Q _n ; PAST mode	- -	80 50 40	- -	1 1 1	- - -	-	1 - 1	ns	3.0 4.5 6.0	3.00 4.00	1.50 2.00	t, = 300 ns/V t, = 100 ns/V t, = 100 ns/V Fig.13
t _{PLH}	propagation delay V _{im} to Q _n ; PAST mode	1 1 1	80 50 40	1 1 1	1 1 1	- - -	-	1 1 1	ns	3.0 4.5 6.0			t, = 300 ns/V t, = 100 ns/V t, = 100 ns/V Fig.13
t _{PHL}	propagation delay V _m to Q _n ; Comparator mode	1 1 1	100 60 50		111	 - -	1 1	1 -	ns	3.0 4.5 6.0	V _{cc} /2	0.00	Fig.14, overdrive: 100 mV
t _{PLH}	propagation delay V _m to Q _n ; Comparator mode	1 1 1	80 50 40	1 1 1	111	-	1 1 1	1 1 1	ns	3.0 4.5 6.0	V _{cc} /2	0.00	Fig.14, overdrive: 100 mV
t _{PHL} /t _{PLH}	propagation delay LE to Q _n	1 - 1	35 23 18	-	1 1 1	- - -		1 1 1	ns	3.0 4.5 6.0			Fig.15
t _{PZH} /t _{PZL}	3-state output enable time OE to Q _n	1 1 1	22 15 13	- -	1 - I	- - -		- 1	ns	3.0 4.5 6.0			Fig.17
t _{PHZ} /t _{PLZ}	3-state output disable time OE to Q _n	1 1	22 17 14		-	- -	-	-	ns	3.0 4.5 6.0			Fig.17
t _{THL} /t _{TLH}	output transition time		25 10 9	1 1 1	1 1 1	-	- - -	1 1 1	ns	3.0 4.5 6.0			Fig.13
t _w	LE pulse width LOW	1 1	12 6 5	- -	1 1 1	- - -	1 1 1	-	ns	3.0 4.5 6.0	_		Fig.15
t _{su}	set-up time V _{inn} to LE	1	30	-	#	-	-	_	ns	4.5	3.00		Fig.16, for V _{INn} : t, = t _i = 180 ns
t _n	hold time V _{inn} to LE	-	-30	-	-	-	-	-	ns	4.5 6.0	3.00	1.50	Fig.16, for V _{INn} : t, = t _i = 180 ns

74HC/HCT7132

DC CHARACTERISTICS FOR 74HCT

Output capability: Bus driver

l_{cc} category: MSI Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°	C)					TE	ST CONDITIONS
SYMBOL	PARAMETER		+25		-40 t	0 +85	-40 to	+125	UNIT			OTHER
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	(V)	OTHER
V _{cc}	DC supply voltage	4.5	-	5.5	4.5	5.5	4.5	5.5	٧			
V _{err}	Error on trip level	-	±20	-	-	-	-	-	mV	4.5 to 5.5		over V _{ref} range
V _{LL}	V _{IN} at which power for comparator is switched ON	0.4	0.7	0.9	0.4	0.9	0.4	0.9	٧	4.5		Fig.9
V _{HH}	V _{IN} at which power for comparator is switched OFF	3.4	3.6	4.0	3.4	4.0	3.4	4.0	٧	4.5		Fig.9
lcc	active supply current. Comparator mode	-	2.0	3.4	_		_	-	mA	4.5		V _{rH} = 2.25 V V _{rL} = 0 V
Icc	supply current. PAST mode	-	30	50	_	-	-	-	μА	4.5		V _{rH} = 3 V V _{rL} = 1.5 V
I _{cc}	quiescent supply current	-	-	8		80	-	160	μА	4.5		$V_{rH} = V_{rL} = V_{CC}$ $V_{IN} = 0 V$

PAST mode

			T _{amb} (°C)								TEST CONDITIONS			
SYMBOL	PARAMETER	+25			-40	-40 to +85 -40 to +1			UNIT	V _{cc}	V,	OTHER		
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	(V)	OTHER		
V, _H	HIGH reference level, (V _{T+})	1.05	_	V _{cc} - 1.20	1.05	V _{cc} - 1.20	1.05	V _{cc} - 1.20	٧	4.5 to 5.5				
V _{rL}	LOW reference level, (V _{T-})	1.00	-	V _{cc} - 1.25	1.00	V _{cc} - 1.25	1.00	V _{cc} - 1.25	٧	4.5 to 5.5				
V _{Hmin}	Minimum hysteresis voltage, (V _{rH} – V _{rL})	-	50	-	_	-	-	-	mV	4.5 to 5.5				

COMPARATOR mode

	PARAMETER	T _{amb} (°C)								TEST CONDITIONS			
SYMBOL		+25					-40 to +125		UNIT	V _{cc}	V,	OTHER	
		MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.		(V)	(V)	OTHER	
V _{rHmin}	minimum reference level	-	0.6	1	-	-	-	1	٧	4.5		over V _{ref} range	
V _{rHmax}	maximum reference level	-	V _{cc}	ı	1	_	-	1	٧	4.5		over V _{ref} range	

74HC/HCT7132

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_r = 6 \text{ ns}$; $C_1 = 50 \text{ pF}$

	PARAMETER			•	F _{amb} (°	(C)			TEST CONDITIONS				
SYMBOL		+25			-40 1	o +85	UNIT	V _{cc}	V _{rH}	V _r L	WAVEFORMS		
		MIN.	TYP.	MAX.	MIN.	MÁX.	MIN.	MAX.		(V)	♥ rH	V rL	WAVE OTHER
t _{em} L	propagation delay V _{ini} to Q _n ; PAST mode	1	50	-	-	-	-	-	ns	4.5	3.00	1.50	Fig.13, t, = 100 ns/V
t _{PLH}	propagation delay V _{inn} to Q _n ; PAST mode	1	50	-	-	1	ı	-	ns	4.5	3.00	1.50	Fig.13, t, = 100 ns/V
t _{PHL}	propagation delay V _{inn} to Q _n ; Comparator mode	1	60	-	-	-	-	-	ns	4.5	V _{cc} /2	0.00	Fig.14, overdrive: 100 mV
t _{PLH}	propagation delay V _m to Q _n ; Comparator mode	1	50	-	-	-	-	-	ns	4.5	V _{cc} /2	0.00	Fig.14, overdrive: 100 mV
t _{PHL} /t _{PLH}	propagation delay LE to Q _n	-	28	-	-	-	-	-	ns	4.5			Fig.15
t _{PZH} /t _{PZL}	3-state output enable time OE to Q _n		20	-	-	-	-	-	ns	4.5			Fig.17
t _{PHZ} /t _{PLZ}	3-state output disable time OE to Q _n	-	22	-	-	-	-	-	ns	4.5			Fig.17
t _{THL} /t _{TLH}	output transition time	1	10	_	_	-	-	-	ns	4.5			Fig.13
t _w	LE pulse width LOW	-	6	_	-	-	-	-	ns	4.5			Fig.15
t _{su}	set-up time V _{inn} to LE	ı	25	-	-	-	-	-	ns	4.5	3.00	1.50	Fig.16, for $V_{ Nn}$: t, = t _i = 180 ns
t,	hold time V _{inn} to LE	-	-25	-	-	-	-	-	ns	4.5	3.00	1.50	Fig.16, for V _{INn} : t, = t _i = 180 ns

74HC/HCT7132

AC WAVEFORMS




Fig.13 Waveforms showing the input (V_{inn}) to output Q_n propagation delays for PAST mode.




Fig.14 Waveforms showing the input (V_{nn}) to output Q_n propagation delays for Comparator mode at $V_{rL} = 0$ V and $V_{rel} = \frac{1}{2}V_{CC}$.




Fig.15 Waveforms showing the input (LE) to output Q_n propagation delays for Comparator mode.





Fig.16 Waveforms showing the input set-up and hold times for V_{nn} input to LE input.



Note to the AC waveforms

(1) HC: $V_M = 50\%$; $V_1 = GND$ to V_{CC} . HCT: $V_M = 1.3$ V; $V_1 = GND$ to 3 V.

and disable times.