

LINEAR INTEGRATED CIRCUITS

HIGH-SPEED CURRENT-MODE PWM

DESCRIPTION


The SG1825 is a high-performance pulse width modulator optimized for high frequency current-mode power supplies. Included in the controller are a precision voltage reference, micropower start-up circuitry, soft-start, high-frequency oscillator, wideband error amplifier, fast current-limit comparator, full double-pulse suppression logic, and dual totem-pole output drivers. Innovative circuit design and an advanced linear Schottky process result in very short propagation delays through the current limit comparator, logic, and output drivers. This device can be used to implement either current-mode or voltage-mode switching power supplies. It also is useful as a series-resonant controller to frequencies beyond MHz. The SG1825 is specified for operation over the full military ambient temperature range of -55°C to 150°C. The SG2825 is characterized for the industrial range of -25°C to 150°C, and the SG3825 is selected for the commercial range of 0°C to 125°C.

FEATURES

- 10 to 30 volt operation
- 5.1V reference trimmed to ±1%
- 2MHz oscillator capability
- . 80ns prop delay to outputs
- 1.5A peak totem-pole drivers
- · 2mA max start-up current
- · U.V. lockout with hysteresis
- No output driver "float"
 Programmable soft start
- Double-pulse suppression logic
- Wideband low-impedance error amp
- Current-mode or voltage-mode control
- Wide choice of high frequency packages

HIGH RELIABILITY FEATURES - SG1825

- Available to MIL-STD-883B
- ◆ Scheduled for MIL-M-38510 QPL listing
- + SG level "S" processing available



April 1990

See Application Notes for additional information.


ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage (V _{IN} and V _C) Analog Inputs:	30V
Error Amplifier and Ramp	0.3V to 7.0V
Soft Start and I, JS.D.	0.3V to 6.0V
Digital Input (Clock)	1.5V to 6.0V
Driver Outputs	0.3V to V _c +1.5V
Source / Sink Output Current (each output):	ŭ
Continuous	0.5A
Pulse, 500ns	2.0A


Soft Start Sink Current	20mA
Clock Output Current	5mA
Error Amplifier Output Current	5mA
Oscillator Charging Current	5mA
Operating Junction Temperature:	
Hermetic (F, J, L Packages)	150°C
Plastic (DW, N Packages)	
Storage Temperature Range	
Lead Temperature (soldering, 10 seconds)	300°C

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DERATING CURVES



MAXIMUM POWER DISSIPATION VS AMBIENT TEMPERATURE



MAXIMUM POWER DISSIPATION vs CASE TEMPERATURE

RECOMMENDED OPERATING CONDITIONS (Note 2)

Supply Voltage Range	10V to 30V
Voltage Amp Common Mode Range	1.5V to 5.5V
Ramp Input Voltage Range	0V to 5.0V
Current Limit / Shutdown Voltage Range	0V to 4.0V
Source / Sink Output Current	
Continuous	200mA
Pulse, 500ns	1.0A
Voltage Reference Output Current	1 mA to 10mA

Oscillator Frequency Hange	4KHZ to 1.5MHZ
Oscillator Charging Current	30µA to 3mA
Oscillator Timing Resistor (R _T)	
Oscillator Timing Capacitor (C _T)	470pF to .01μF
Operating Ambient Temperature Range	e :
SG1825	55°C to 125°C
SG2825	25°C to 85°C
SG3825	0°C to 70°C

Note 2. Range over which the device is functional and parameter limits are guaranteed.

ELECTRICAL SPECIFICATIONS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1825 with -55°C $\leq T_{_A} \leq 125$ °C, SG2825 with -25°C $\leq T_{_A} \leq 85$ °C, SG3825 with 0°C $\leq T_{_A} \leq 70$ °C, and $V_{_{NV}} = V_{_C} = 15$ V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions		SG1825/2825			SG3825		
raisiliatai			Typ.	Max.	Min.	Тур.	Max.	Units
Reference Section								
Output Voltage	T, = 25°C, I, = 1mA	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	$V_{in} = 10 \text{ to } 30V$	1	2	20		2	20	m∨
Load Regulation	I, = 1 to 10mA	- 1	5	20	ŀ	5	20	mV
Temperature Stability (Note 3)	Över Operating Temperature	ľ	0.2	0.4		0.2	0.4	mV/°C
Total Output Range (Note 3)	Over Line, Load, and Temperature	5.00		5.20	4.95	l	5.25	ΙV
Output Noise Voltage (Note 3)	f = 10Hz to 10KHz, I, = 0mA	Ī	50	200	ĺ ···	50		μV _{ms}
Long Term Stability (Notes 3 & 4)	T, = 125°C, t = 1000hrs	1	5	25		5	25	μV _{RMS} mV
Short Circuit Current	V _{REF} = 0V	-15	-50	-100	-15	-50	-100	mA

ELECTRICAL SPECIFICATIONS (continued)

Parameter	Test Conditions	SG1825/2825		1			Uni		
raialisetei	Test Collations	Min.	Min. Typ. M		Min.	Typ. Max.		L	
Oscillator Section (Note 5)									
Initial Accuracy	T _J = 25°C, C _{CLK} ≤ 10pF	360	400	440	360	400	440	KH	
Voltage Stability	$V_{IN} = 10 \text{ to } 30 \text{ V}$	1	0.2	2	·	0.2	' 2	%	
Temperature Stability (Note 3)	Over Rated Operating Temperature		-5	8	1	5	8	%	
Total Frequency Limits (Note 3)	Over Line and Temperature	340	1	460	340	-	460	КН	
Minimum Frequency	$R_{T} = 100 \text{K}\Omega, C_{T} = .01 \mu\text{F}$	1		4)	4	KH	
Maximum Frequency	$R_T = 1K\Omega$, $C_T = 470pF$	1.5	1	•	1.5		1	М⊦	
Clock High Level	Icir = -1mA	3.9	4.5		3.9	4.5)	v	
Clock Low Level	I _{CLK} = -1mA	1	2.3	2.9		2.3	2.9	ĺ v	
Ramp Peak Voltage	CLR	2.6	2.8	3.0	2.6	2.8	3.0	v	
Ramp Valley Voltage	•	0.6	0.9	1.1	0.6	0.9	1.1	Ιv	
Valley-to-Peak Amplitude		1.6	1.8	2.1	1.6	1.8	2.1	v	
Error Amplifier Section (Note 6)					1.0	1			
Input Offset Voltage	$R_8 \le 2K\Omega$, $V_{\text{ERROR}} = 2.5V$			10			15	m\	
Input Bias Current	V _{ERROR} = 2.5V	1	l ⊢0.6	3	l	0.6	3	μ/	
Input Offset Current			0.6	1	Ι.	0.6	1		
•	V _{ERROR} = 2.5V	60	95	1	60	,	' '	J u/ d€	
DC Open Loop Gain	V _{ERROR} = 1 to 4V	60		1	60	95		di	
Common Mode Rejection	Over Rated Voltage Range, V _{ERROR} = 2.5V	75	95	-	75	95	,		
Power Supply Rejection	$V_{IN} = 10V \text{ to } 30V, V_{ERROR} = 2.5V$	85	110	i i	85	110		di	
Output Sink Current	V _{ERROR} = 1V	1 1	2.5	ļ	1	2.5		. m	
Output Source Current	V _{ERROR} = 4V	-0.5	-1.3		-0.5	-1.3		m	
Output High Voltage	I _{ERROR} = -0.5mA	4.0	4.7	5.0	4.0	4.7	5.0	V	
Output Low Voltage	I _{ERROR} = 1mA	0	0.5	1.0	0	0.5	1.0	V	
Unity Gain Bandwidth (Note 3)	A _{vol} = 0dB	3	5.6	ļ	3	5.5	ļ	Mi	
Slew Rate (Note 3)	$A_{VCL} = 1$, $V_O = 2V$ to $4V$	6	12	<u> </u>	6	12		V/į	
PWM Comparator Section (Note	5 & 7)								
Ramp Input Bias Current		i	-1	-5		-1	-5	ji	
Minimum Duty Cycle	$V_{ERROR} = 1V$			0			0	%	
Maximum Duty Cycle (Note 8)	V _{ERROR} = 4V	85	1	1	85	1]	1 %	
Zero Duty Cycle Threshold		1.1	1.25	ĺ	1.1	1.25		V	
Delay to Driver Output (Note 3)	V _{RAMP} = 0 to 2V, V _{ERBOR} = 2V		80	100		80	100	C	
SoftStart Section									
Cas Charge Current	V _{SOFTSTART} = 0.5V	3	9	20	3	9	20	11/	
C _{ss} Discharge Current	V _{SOFISIARI} = 1.0V	1		1	1]	!	m	
Current Limit / Shutdown Section	On (Note 9)								
Input Blas Current				±10		Γ	±10	II/	
Current Limit Threshold		0.9	1.0	1.1	0.9	1.0	1.1	Īν	
Shutdown Threshold		1.25	1		1	1	1.55	V	
Delay to Driver Output (Note 3)	$V_{SHUTDOWN} = 0V \text{ to } 1.2V$	1	80	100	1	80	100	n	
Output Drivers (each output)	SHUTDOWN		1	_ ·	<u> </u>				
Output Low Level	I _{suec} = 20mA		0.25	0.40		0.25	0.40	ΙV	
CRITICI LEAGU	18MK = 2011/A	1	1.2	2.2	1	1.2	2.2	ľ	
Output blick Louis	I _{SINK} = 200mA	13.0	1	i	13.0	i	1	ľ	
Output High Level	I _{SOURCE} = 20mA	12.0	13.0	Jan 17	12.0	13.0	,	ľ	
V. Standby Coment	Source = 200mA	12.0	1	500	12.0	1	500	1 -	
V _o Standby Current	V _c = 30V		150	500		150		μ	
Output Rise / Fall Time (Note 3)	C _L = 1000pF	_L	30	60	L	30	60	n	
Undervoltage Lockout Section			1	1		- 2			
Start Threshold Voltage	, M	8.8	9.2	9.6	8.8	9.2	9.6	١,٧	
UV Lockout Hysteresis		0.4	0.8	1.2	0.4	0.8	1.2	<u> </u>	
Supply Current Section (Note 5)									
Start Up Current	V _{IN} = 8V		1.1	2.5		1,1	2.5	m	
	V_{INY}^{IN} , V_{RAMP} , $V(I_{LIM}/S.D.) = 0V$, $V_{N.I.} = 1V$		22	33		22	33	m.	


Note 3. This parameter is guaranteed by design and process control, but is not 100% tested in production.

Note 4. This parameter is non-accumulative, and represents the random fluctuation of the reference voltage within some error band when observed over any 1000 hour period of time.

Note 5. F_{OSC} = 400KHz (R_{γ} = 3.65K Ω , C_{γ} = 1.0nF) Note 6. V_{OM} = 1.5V to 5.5V. Note 7. V_{RAMP} = 0V, unless otherwise specified.

Note 8. 100% duty cycle is defined as a pulsewidth equal to one

oscillator period. Note 9. $V(I_{LM}/SHUTDOWN) = 0V$ to 4.0V, unless otherwise specified.



CHARACTERISTIC CURVES 1 sec 25 500 4 700 27 700 28 500 29 200 20 700 20

0.5



.05 0.1




FIGURE 9. ERROR AMP OPEN LOOP GAIN




FIGURE 10.
RAMP INPUT TO DRIVER OUTPUT DELAY




FIGURE 11.




FIGURE 12. OUTPUT DRIVER HIGH VOLTAGE VS. I_{SOURCE}




FIGURE 13. OUTPUT DRIVER LOW VOLTAGE VS. I SINK




FIGURE 14. OUTPUT RISE/FALL TIME VS. TEMPERATURE




FIGURE 15. OUTPUT RISE/FALL TIME VS. LOAD CAPACITANCE




FIGURE 16. SUPPLY CURRENT VS. OUTPUT FREQUENCY


APPLICATION INFORMATION

HIGH-SPEED LAYOUT AND BYPASSING

The SG1825, like all high-speed circuits, requires extra attention to external conductor and component layout to minimize undesired inductive and capacitive effects. All lead lengths must be as short as possible. The best printed circuit board choice would be a four-layer design, with the two internal planes supplying power and ground. Signal interconnects should be placed

on the outside, giving a conductor-over-ground-plane (microstrip) configuration. A two-sided pc board with one side dedicated as a ground plane is next best, and requires careful component placement by a skilled oc designer.

Two supply bypass capacitors should be employed: a low-inductance 0.1 µF ceramic within 0.25 inches of the +V_{IN} pin for high frequencies, and a 1 to 5 uF solid tantalum within 0.5 inches of the V_c pin to provide an energy reservoir for the high peak output currents. A low-inductance .01 µF bypass for the reference output is also recommended.



MICROPOWER STARTUP

Since the SG1825 draws less than 2.5 mA of supply current before turning on, a low power bleeder resistor from the rectified AC line supply is all that is required for startup. A start capacitor, C_s, is charged with the excess current from the bleeder resistor. When the turn-on threshold voltage is reached, the PWM circuit becomes active, energizing the power transistors. The additional operating current required by the PWM is then provided by a bootstrap winding on the main high-frequency power transformer.





FIGURE 18. MICROPOWER STARTUP

SOFTSTART CIRCUIT

The Softstart pin of the SG1825 is held low when either the chip is in the micropower mode, or when a voltage greater than +1.4 volts is present at the I_{LIMS D} pin. The maximum positive swing of the voltage error amplifier is clamped to the Softstart pin voltage, providing a ramp-up of peak charging currents in the power semiconductors at turn-on.


In some cases, the duration of the Shutdown signal can be too short to fully discharge the softstart capacitor. The illustrated resistor/ discrete PNP transistor configuration can be used to shorten the discharge time by a factor of 50 or more. When the internal discharge transistor in the SG1825 turns on, current will flow through surge limit resistor R1. As the resistor drop approaches 0.6 volts, the external PNP turns on, providing a low resistance discharge path for the energy in the softstart capacitor. The capacitor will be rapidly discharged to +0.7 volts, which corresponds to zero duty cycle in the pulse width modulator.



FREQUENCY SYNCHRONIZATION

Two or three SG1825 oscillators may be locked together with the interconnection scheme shown, if the devices are within an inch or so of each other. A master unit is programmed for desired frequency with R_{τ} and C_{τ} as usual. The oscillators in the slave units are disabled by grounding $C_{\scriptscriptstyle T}$ and by connecting $R_{\scriptscriptstyle T}$ to $V_{\scriptscriptstyle \rm REF}$. The logic in the slave units is locked to the clock of the master with the wire-OR connection shown.

Many SG1825s can be locked to a master system clock by wiring the oscillators as slave units, and distributing the master clock to each using a tree-fanout geometry.



4

APPLICATION INFORMATION

OSCILLATOR

The oscillator frequency is programmed by external timing components R_{τ} and C_{τ} . A nominal +3.0 volts appears at the R_{τ} pin. The current flowing through R_{τ} is mirrored internally with a 1:1 ratio. This causes an identical current to flow out the C_{τ} pin, charging the timing capacitor and generating a linear ramp. When the upper threshold of +2.8 volts is reached, a discharge network reduces the ramp voltage to +1.0, where a new charge cycle begins.

The Clock output pin is LOW (+2.3 volts) during the charge cycle, and HIGH (+4.5 volts) during the discharge cycle. The Clock pin is driven by an NPN emitter follower, and so can be wire-ORed. Each Clock pin can drive a 1 mA load. Since the internal current-source pulldown is approximately 400 μA , the DC fan-out to other SG1825 Clock pins is at least two.

The type of capacitor selected for $C_{\rm T}$ is very important. At high frequencies, non-ideal characteristics such as effective series resistance (ESR), effective series inductance (ESL), dielectric loss and dielectric absorption all affect frequency accuracy and stability. RF capacitors such as silver mica, glass, polystyrene, or COG ceramics are recommended. Avoid high-K ceramics, which work best in DC bypass applications.





FIGURE 21. OSCILLATOR FUNCTIONAL DIAGRAM

ERROR AMPLIFIER

The voltage error amplifier is a true operational amplifier with low-impedance output, and can be gain-stabilized using conventional feedback techniques. The typical DC open-loop gain is 95 dB, with a single low-frequency pole at 100 Hz.

The input connections to the error amplifier are determined by the polarity of the power supply output voltage. For positive supplies, the common-mode voltage is +5.1 volts and the feedback connections in Figure A are used. With negative outputs, the commonde voltage is half the reference, and the feedback divider is connected between the negative output and the +5.1 volt reference as shown in Figure B.




OUTPUT DRIVERS

The output drivers are designed to provide up to 1.5 Amps peak output current. To minimize ringing on the output waveform, which can be destructive to both the power MOSFET and the PWM chip, the series inductance seen by the drivers should be as low as possible.

One solution is to keep the distance between the PWM and MOSFET gate as short as possible, and to use carbon composition series damping resistors. A Faraday shield to intercept radiated EMI from the power transistors is usually required with this choice.

A second approach is to place the MOSFETs some distance from the PWM chip, and use a series-terminated transmission line to preserve drive pulse fidelity. This will minimize noise radiated back to the sensitive analog circuitry of the SG1825. A Faraday shield may also be required.



If the drivers are connected to an isolation transformer, or if kickback through C_{op} of the MOSFET is severe, clamp diodes may be required. 1 Amp peak Schottky diodes will limit undershoot to less than -0.3 volts.

CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No.	Ambient Temperature Range	Connection Diagram					
16-PIN CERAMIC DIP J - PACKAGE 16-PIN PLASTIC DIP	SG1825J/883B SG1825J SG2825J SG3825J	-55°C to 125°C -55°C to 125°C -25°C to 85°C 0°C to 70°C	INV. INPUT 7 16 V _{NE} , N. I. INPUT 2 15 +V _N , E/A OUTPUT 3 14 OUTPUT B CLOCK 4 13 V _C R, 5 12 PWR GND C ₁ 6 11 OUTPUT A RAMP 7 10 GROUND SOFT START 6 9 I _M S.D.					
N - PACKAGE	SG3825N	0°C to 70°C						
16-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE	SG2825DW SG3825DW	-25°C to 85°C 0°C to 70°C	INV INPUT					
16-PIN CERAMIC FLAT PACK F - PACKAGE (Note 3)	SG1825F/883B SG1825F	-55°C to 125°C -55°C to 125°C	INV. INPUT					
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE (Note 3)	SG1825L/883B SG1825L	-55°C to 125°C -55°C to 125°C	1. N.C. 2. (NV. INPUT 3. N.I. INPUT 4					
20-PIN PLASTIC LEADED CHIP CARRIER Q- PACKAGE (Note 3)	SG2825Q SG3825Q	-25°C to 85°C 0°C to 70°C	1. N.C. 2. INV. INPUT 3. N.I. INPUT 4. C. CLOCK 6. N.C. 7. R, 8. C, 9. RAMP 10. SOFT START 9. 10. 11. 12. 13 11. N.C. 12. I _{Lw} S.D. 11. N.C. 12. I _{Lw} S.D. 12. I _{Lw} S.D. 12. I _{Lw} S.D. 14. OUTPUT A 15. PMR GND 16. N.C. 17. V _C 18. OUTPUT B 19. ·V _M 20. V _{MET}					

Note 1. Contact factory for JAN and DESC product availability.
2. All packages are viewed from the top.
3. Contact factory for package availability