

HIGH-SPEED CURRENT-MODE PWM

DESCRIPTION

The SG1825 is a high-performance pulse width modulator optimized for high frequency current-mode power supplies. Included in the controller are a precision voltage reference, micropower start-up circuitry, soft-start, high-frequency oscillator, wideband error amplifier, fast current-limit comparator, full double-pulse suppression logic, and dual totem-pole output drivers. Innovative circuit design and an advanced linear Schottky process result in very short propagation delays through the current limit comparator, logic, and output drivers. This device can be used to implement either current-mode or voltage-mode switching power supplies. It also is useful as a series-resonant controller to frequencies beyond 1MHz. The SG1825 is specified for operation over the full military ambient temperature range of -55°C to 150°C. The SG2825 is characterized for the industrial range of -25°C to 150°C, and the SG3825 is selected for the commercial range of 0°C to 125°C.


FEATURES

- 10 to 30 volt operation
- 5.1V reference trimmed to $\pm 1\%$
- 2MHz oscillator capability
- 80ns prop delay to outputs
- 1.5A peak totem-pole drivers
- 2mA max start-up current
- U.V. lockout with hysteresis
- No output driver "float"
- Programmable soft start
- Double-pulse suppression logic
- Wideband low-impedance error amp
- Current-mode or voltage-mode control
- Wide choice of high frequency packages

HIGH RELIABILITY FEATURES - SG1825

- ♦ Available to MIL-STD-883B
- ♦ Scheduled for MIL-M-38510 QPL listing
- ♦ SG level "S" processing available

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage (V_{IN} and V_C)	30V
Analog Inputs:	
Error Amplifier and Ramp	-0.3V to 7.0V
Soft Start and $I_{LM}/S.D.$	-0.3V to 6.0V
Digital Input (Clock)	1.5V to 6.0V
Driver Outputs	-0.3V to $V_C+1.5V$
Source / Sink Output Current (each output):	
Continuous	0.5A
Pulse, 500ns	2.0A


Soft Start Sink Current	20mA
Clock Output Current	5mA
Error Amplifier Output Current	5mA
Oscillator Charging Current	5mA
Operating Junction Temperature:	
Hermetic (F, J, L Packages)	150°C
Plastic (DW, N Packages)	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (soldering, 10 seconds)	300°C

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DERATING CURVES



MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE



MAXIMUM POWER DISSIPATION vs CASE TEMPERATURE

RECOMMENDED OPERATING CONDITIONS (Note 2)

Supply Voltage Range	10V to 30V
Voltage Amp Common Mode Range	1.5V to 5.5V
Ramp Input Voltage Range	0V to 5.0V
Current Limit / Shutdown Voltage Range	0V to 4.0V
Source / Sink Output Current	
Continuous	200mA
Pulse, 500ns	1.0A
Voltage Reference Output Current	1 mA to 10mA

Oscillator Frequency Range	4KHz to 1.5MHz
Oscillator Charging Current	30μA to 3mA
Oscillator Timing Resistor (R_T)	1KΩ to 100KΩ
Oscillator Timing Capacitor (C_T)	470pF to .01μF
Operating Ambient Temperature Range:	
SG1825	-55°C to 125°C
SG2825	-25°C to 85°C
SG3825	0°C to 70°C

Note 2. Range over which the device is functional and parameter limits are guaranteed.

ELECTRICAL SPECIFICATIONS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1825 with $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, SG2825 with $-25^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$, SG3825 with $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, and $V_{IN} = V_C = 15V$. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions	SG1825/2825			SG3825			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Reference Section								
Output Voltage	T _J = 25°C, I _L = 1mA	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	V _{IN} = 10 to 30V		2	20		2	20	mV
Load Regulation	I _L = 1 to 10mA		5	20		5	20	mV
Temperature Stability (Note 3)	Over Operating Temperature		0.2	0.4		0.2	0.4	mV/°C
Total Output Range (Note 3)	Over Line, Load, and Temperature	5.00		5.20	4.95		5.25	V
Output Noise Voltage (Note 3)	f = 10Hz to 10KHz, I _L = 0mA		50	200		50		μV _{RMS}
Long Term Stability (Notes 3 & 4)	T _J = 125°C, t = 1000hrs		5	25		5	25	mV
Short Circuit Current	V _{REF} = 0V	-15	-50	-100	-15	-50	-100	mA

ELECTRICAL SPECIFICATIONS (continued)

Parameter	Test Conditions	SG1825/2825			SG3825			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Oscillator Section (Note 5)								
Initial Accuracy	$T_J = 25^{\circ}\text{C}$, $C_{CLK} \leq 10\text{pF}$	360	400	440	360	400	440	KHz
Voltage Stability	$V_{IN} = 10$ to 30V		0.2	2		0.2	2	%
Temperature Stability (Note 3)	Over Rated Operating Temperature		5	8		5	8	%
Total Frequency Limits (Note 3)	Over Line and Temperature	340		460	340		460	KHz
Minimum Frequency	$R_T = 100\text{K}\Omega$, $C_T = .01\mu\text{F}$			4			4	KHz
Maximum Frequency	$R_T = 1\text{K}\Omega$, $C_T = 470\text{pF}$	1.5			1.5			MHz
Clock High Level	$I_{CLK} = -1\text{mA}$	3.9	4.5		3.9	4.5		V
Clock Low Level	$I_{CLK} = -1\text{mA}$		2.3	2.9		2.3	2.9	V
Ramp Peak Voltage		2.6	2.8	3.0	2.6	2.8	3.0	V
Ramp Valley Voltage		0.6	0.9	1.1	0.6	0.9	1.1	V
Valley-to-Peak Amplitude		1.6	1.8	2.1	1.6	1.8	2.1	V
Error Amplifier Section (Note 6)								
Input Offset Voltage	$R_S \leq 2\text{K}\Omega$, $V_{ERROR} = 2.5\text{V}$			10			15	mV
Input Bias Current	$V_{ERROR} = 2.5\text{V}$		0.6	3		0.6	3	μA
Input Offset Current	$V_{ERROR} = 2.5\text{V}$		0.1	1		0.1	1	μA
DC Open Loop Gain	$V_{ERROR} = 1$ to 4V	60	95		60	95		dB
Common Mode Rejection	Over Rated Voltage Range, $V_{ERROR} = 2.5\text{V}$	75	95		75	95		dB
Power Supply Rejection	$V_{IN} = 10\text{V}$ to 30V , $V_{ERROR} = 2.5\text{V}$	85	110		85	110		dB
Output Sink Current	$V_{ERROR} = 1\text{V}$	1	2.5		1	2.5		mA
Output Source Current	$V_{ERROR} = 4\text{V}$	-0.5	-1.3		-0.5	-1.3		mA
Output High Voltage	$I_{ERROR} = -0.5\text{mA}$	4.0	4.7	5.0	4.0	4.7	5.0	V
Output Low Voltage	$I_{ERROR} = 1\text{mA}$	0	0.5	1.0	0	0.5	1.0	V
Unity Gain Bandwidth (Note 3)	$A_{VOL} = 0\text{dB}$	3	5.5		3	5.5		MHz
Slew Rate (Note 3)	$A_{VOL} = 1$, $V_O = 2\text{V}$ to 4V	6	12		6	12		V/ μs
PWM Comparator Section (Note 5 & 7)								
Ramp Input Bias Current			-1	-5		-1	-5	μA
Minimum Duty Cycle	$V_{ERROR} = 1\text{V}$			0			0	%
Maximum Duty Cycle (Note 8)	$V_{ERROR} = 4\text{V}$	85			85			%
Zero Duty Cycle Threshold		1.1	1.25		1.1	1.25		V
Delay to Driver Output (Note 3)	$V_{RAMP} = 0$ to 2V , $V_{ERROR} = 2\text{V}$		80	100		80	100	ns
SoftStart Section								
C_{SS} Charge Current	$V_{SOFTSTART} = 0.5\text{V}$	3	9	20	3	9	20	μA
C_{SS} Discharge Current	$V_{SOFTSTART} = 1.0\text{V}$	1			1			mA
Current Limit / Shutdown Section (Note 9)								
I_{LM} Input Bias Current				± 10			± 10	μA
Current Limit Threshold		0.9	1.0	1.1	0.9	1.0	1.1	V
Shutdown Threshold		1.25	1.40	1.55	1.25	1.40	1.55	V
Delay to Driver Output (Note 3)	$V_{SHUTDOWN} = 0\text{V}$ to 1.2V		80	100		80	100	ns
Output Drivers (each output)								
Output Low Level	$I_{SINK} = 20\text{mA}$		0.25	0.40		0.25	0.40	V
	$I_{SINK} = 200\text{mA}$		1.2	2.2		1.2	2.2	V
Output High Level	$I_{SOURCE} = 20\text{mA}$	13.0	13.5		13.0	13.5		V
	$I_{SOURCE} = 200\text{mA}$	12.0	13.0		12.0	13.0		V
V_O Standby Current	$V_C = 30\text{V}$		150	500		150	500	μA
Output Rise / Fall Time (Note 3)	$C_L = 1000\text{pF}$		30	60		30	60	ns
Undervoltage Lockout Section								
Start Threshold Voltage		8.8	9.2	9.6	8.8	9.2	9.6	V
UV Lockout Hysteresis		0.4	0.8	1.2	0.4	0.8	1.2	V
Supply Current Section (Note 5)								
Start Up Current	$V_{IN} = 8\text{V}$		1.1	2.5		1.1	2.5	mA
Operating Current	V_{INV} , V_{RAMP} , $V(I_{LM}/S.D.) = 0\text{V}$, $V_{NL} = 1\text{V}$		22	33		22	33	mA

Note 3. This parameter is guaranteed by design and process control, but is not 100% tested in production.

Note 4. This parameter is non-accumulative, and represents the random fluctuation of the reference voltage within some error band when observed over any 1000 hour period of time.

Note 5. $F_{OSC} = 400\text{KHz}$ ($R_T = 3.65\text{K}\Omega$, $C_T = 1.0\text{nF}$)

Note 6. $V_{CM} = 1.5\text{V}$ to 5.5V .

Note 7. $V_{RAMP} = 0\text{V}$, unless otherwise specified.

Note 8. 100% duty cycle is defined as a pulsewidth equal to one oscillator period.

Note 9. $V(I_{LM}/SHUTDOWN) = 0\text{V}$ to 4.0V , unless otherwise specified.

CHARACTERISTIC CURVES




FIGURE 1
SUPPLY CURRENT VS. V_{IN}




FIGURE 2
REFERENCE TEMPERATURE STABILITY




FIGURE 3
REFERENCE SHORT CIRCUIT CURRENT




FIGURE 4
REFERENCE RIPPLE REJECTION




FIGURE 5
OSCILLATOR TEMPERATURE STABILITY




FIGURE 6
OUTPUT DEADTIME VS. C_T VALUE




FIGURE 7
OSCILLATOR FREQUENCY VS. R_T AND C_T

CHARACTERISTIC CURVES




FIGURE 8.
SOFTSTART TIME VS. C_S VALUE




FIGURE 9.
ERROR AMP OPEN LOOP GAIN




FIGURE 10.
RAMP INPUT TO DRIVER OUTPUT DELAY




FIGURE 11.
LIMIT INPUT TO DRIVER OUTPUT DELAY




FIGURE 12.
OUTPUT DRIVER HIGH VOLTAGE VS. I_{SOURCE}




FIGURE 13.
OUTPUT DRIVER LOW VOLTAGE VS. I_{SINK}




FIGURE 14.
OUTPUT RISE/FALL TIME VS. TEMPERATURE




FIGURE 15.
OUTPUT RISE/FALL TIME VS. LOAD CAPACITANCE




FIGURE 16.
SUPPLY CURRENT VS. OUTPUT FREQUENCY

APPLICATION INFORMATION

HIGH-SPEED LAYOUT AND BYPASSING

The SG1825, like all high-speed circuits, requires extra attention to external conductor and component layout to minimize undesired inductive and capacitive effects. All lead lengths must be as short as possible. The best printed circuit board choice would be a four-layer design, with the two internal planes supplying power and ground. Signal interconnects should be placed on the outside, giving a conductor-over-ground-plane (microstrip) configuration. A two-sided pc board with one side dedicated as a ground plane is next best, and requires careful component placement by a skilled pc designer.

Two supply bypass capacitors should be employed: a low-inductance 0.1 μF ceramic within 0.25 inches of the $+V_{IN}$ pin for high frequencies, and a 1 to 5 μF solid tantalum within 0.5 inches of the V_C pin to provide an energy reservoir for the high peak output currents. A low-inductance .01 μF bypass for the reference output is also recommended.




FIGURE 17
HIGH SPEED LAYOUT AND BYPASSING

MICROPOWER STARTUP

Since the SG1825 draws less than 2.5 mA of supply current before turning on, a low power bleeder resistor from the rectified AC line supply is all that is required for startup. A start capacitor, C_S , is charged with the excess current from the bleeder resistor. When the turn-on threshold voltage is reached, the PWM circuit becomes active, energizing the power transistors. The additional operating current required by the PWM is then provided by a bootstrap winding on the main high-frequency power transformer.




FIGURE 18
MICROPOWER STARTUP

SOFTSTART CIRCUIT

The Softstart pin of the SG1825 is held low when either the chip is in the micropower mode, or when a voltage greater than +1.4 volts is present at the I_{LIMIT} pin. The maximum positive swing of the voltage error amplifier is clamped to the Softstart pin voltage, providing a ramp-up of peak charging currents in the power semiconductors at turn-on.

In some cases, the duration of the Shutdown signal can be too short to fully discharge the softstart capacitor. The illustrated resistor/discrete PNP transistor configuration can be used to shorten the discharge time by a factor of 50 or more. When the internal discharge transistor in the SG1825 turns on, current will flow through surge limit resistor R_1 . As the resistor drop approaches 0.6 volts, the external PNP turns on, providing a low resistance discharge path for the energy in the softstart capacitor. The capacitor will be rapidly discharged to +0.7 volts, which corresponds to zero duty cycle in the pulse width modulator.




FIGURE 19
SOFTSTART FAST RESET

FREQUENCY SYNCHRONIZATION

Two or three SG1825 oscillators may be locked together with the interconnection scheme shown, if the devices are within an inch or so of each other. A master unit is programmed for desired frequency with R_T and C_T as usual. The oscillators in the slave units are disabled by grounding C_T and by connecting R_T to V_{REF} . The logic in the slave units is locked to the clock of the master with the wire-OR connection shown.




FIGURE 20
OSCILLATOR SYNCHRONIZATION

Many SG1825s can be locked to a master system clock by wiring the oscillators as slave units, and distributing the master clock to each using a tree-fanout geometry.

CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No.	Ambient Temperature Range	Connection Diagram
16-PIN CERAMIC DIP J - PACKAGE	SG1825J/883B SG1825J SG2825J SG3825J	-55°C to 125°C -55°C to 125°C -25°C to 85°C 0°C to 70°C	
16-PIN PLASTIC DIP N - PACKAGE	SG2825N SG3825N	-25°C to 85°C 0°C to 70°C	
16-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE	SG2825DW SG3825DW	-25°C to 85°C 0°C to 70°C	
16-PIN CERAMIC FLAT PACK F - PACKAGE (Note 3)	SG1825F/883B SG1825F	-55°C to 125°C -55°C to 125°C	
20-PIN CERAMIC LEADLESS CHIP CARRIER L - PACKAGE (Note 3)	SG1825L/883B SG1825L	-55°C to 125°C -55°C to 125°C	
20-PIN PLASTIC LEADED CHIP CARRIER Q - PACKAGE (Note 3)	SG2825Q SG3825Q	-25°C to 85°C 0°C to 70°C	

Note: 1. Contact factory for JAN and DESC product availability.
2. All packages are viewed from the top.
3. Contact factory for package availability