Dear customers,

# About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd. 

The semiconductor business of Oki Electric Industry Co., Ltd. was succeeded to OKI Semiconductor Co., Ltd. on October 1, 2008. Therefore, please accept that although the terms and marks of "Oki Electric Industry Co., Ltd.", "Oki Electric", and "OKI" remain in the documents, they all have been changed to "OKI Semiconductor Co., Ltd.". It is a change of the company name, the company trademark, and the logo, etc., and NOT a content change in documents.

October 1, 2008
OKI Semiconductor Co., Ltd.

## OKI SEMICONDUCTOR CO., LTD.

550-1 Higashiasakawa-cho, Hachioji-shi, Tokyo 193-8550, Japan http://www.okisemi.com/en/

OKI Semiconductor
MSM6648
100-DOT COMMON DRIVER

## GENERAL DESCRIPTION

The MSM6648 is a dot matrix LCD common driver. Fabricated in CMOS technology, the device consists of two 50-bit bidirectional shift registers, two 50-bit level shifters, and two 50-bit 4-level drivers.
The MSM6648 is equipped with 100 LCD output pins. By connecting more than two MSM6648s in cascade, this LSI is applicable to a wide LCD panel.

## FEATURES

- Logic supply voltage : 2.7 to 5.5 V
- LCD drive voltage : 18 to 28 V
- Applicable LCD duty : $1 / 64$ to $1 / 240$
- Suitable for bath panel sizes of $400(200 \times 2)$ and $480(240 \times 2)$ in common numbers by the use of intermediate data input and 10-bit bypass function.
- Structure:

Tape Carrier Package (TCP) mounting with 35 mm wide film
(Product name : MSM6648AV-Z-01)
Sn-plated

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



| Pin | Symbol | Pin | Symbol |
| :---: | :--- | :---: | :--- |
| 1 | $\mathrm{~V}_{1 \mathrm{~L}}$ | 11 | $\mathrm{IO}_{50}$ |
| 2 | $\mathrm{~V}_{2 \mathrm{~L}}$ | 12 | $\mathrm{~V}_{\mathrm{SS}}$ |
| 3 | $\mathrm{~V}_{5 \mathrm{~L}}$ | 13 | DF |
| 4 | $\mathrm{~V}_{\text {EEL }}$ | 14 | CP |
| 5 | $\mathrm{MODE1}$ | 15 | $\mathrm{I} 0_{1}$ |
| 6 | $10_{100}$ | 16 | $\mathrm{MODE2}$ |
| 7 | $\overline{\mathrm{DISP}} 0 \mathrm{FF}$ | 17 | $\mathrm{~V}_{\text {EER }}$ |
| 8 | $\mathrm{~V}_{\mathrm{DD}}$ | 18 | $\mathrm{~V}_{5 \mathrm{R}}$ |
| 9 | SHL | 19 | $\mathrm{~V}_{2 \mathrm{R}}$ |
| 10 | $\mathrm{I} 0_{51}$ | 20 | $\mathrm{~V}_{1 R}$ |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.5 | V |
| Power Supply Voltage (2) | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}{ }^{*} 1$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0 to 30 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | - | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |

${ }^{*} 1 V_{1}>V_{2}>V_{5}>V_{E E}, V_{D D} \geq V_{1}>V_{2} \geq V_{D D}-10 \mathrm{~V}, V_{E E}+10 \mathrm{~V} \geq V_{5}>V_{E E}$ $\mathrm{V}_{1}=\mathrm{V}_{1 \mathrm{~L}}=\mathrm{V}_{1 \mathrm{R}}, \mathrm{V}_{2}=\mathrm{V}_{2 \mathrm{~L}}=\mathrm{V}_{2 \mathrm{R}}, \mathrm{V}_{5}=\mathrm{V}_{5 \mathrm{~L}}=\mathrm{V}_{5 \mathrm{R}}, \mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{EEL}}=\mathrm{V}_{\mathrm{EER}}$

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | - | 2.7 to 5.5 | V |
| Power Supply Voltage (2) | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}{ }^{*} 1$ | No load | 14 to 28 | V |
|  |  | During LCD drive | 18 to 28 | V |
| Operating Temperature | Top | - | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |

${ }^{*} \mathrm{~V}_{1}>\mathrm{V}_{2}>\mathrm{V}_{5}>\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{1}>\mathrm{V}_{2} \geq \mathrm{V}_{\mathrm{DD}}-7 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}+7 \mathrm{~V} \geq \mathrm{V}_{5}>\mathrm{V}_{\mathrm{EE}}$
$\mathrm{V}_{1}=\mathrm{V}_{1 \mathrm{~L}}=\mathrm{V}_{1 \mathrm{R}}, \mathrm{V}_{2}=\mathrm{V}_{2 \mathrm{~L}}=\mathrm{V}_{2 \mathrm{R}}, \mathrm{V}_{5}=\mathrm{V}_{5 \mathrm{~L}}=\mathrm{V}_{5 \mathrm{R}}, \mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{EEL}}=\mathrm{V}_{\mathrm{EER}}$

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$$
\left(\mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 5.5 \mathrm{~V}, \mathrm{Ta}=-20 \text { to }+75^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{IH}}{ }^{*} 1$ | - | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{\text {D }}$ | V |
| "L" Input Voltage | $\mathrm{V}_{\text {IL }}{ }^{* 1}$ | - | $\mathrm{V}_{\text {SS }}$ | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| "H" Input Current | $\mathrm{IIH}^{*} 1$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| "L" Input Current | ILI *1 | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ |
| "H" Output Voltage | $\mathrm{V}_{\text {OH }}{ }^{*} 2$ | $\mathrm{I}_{0}=-0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | $V_{\text {DD }}-0.4$ | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\text {OL }}$ *2 | $\mathrm{I}_{0}=0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ | - | - | 0.4 | V |
| ON Resistance | Ron *4 | $\begin{aligned} & V_{D D}-V_{E E E}=25 \mathrm{~V}, \\ & \left\|V_{N}-V_{0}\right\|=0.25 \mathrm{~V} \end{aligned}$ | - | - | 2 | k $\Omega$ |
| Supply Current | Iss | $\mathrm{f}_{\mathrm{CP}}=28 \mathrm{kHz}, \mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}$ | - | - | 50 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {EE }}$ | $V_{D D}-V_{E E}=25 \mathrm{~V}$, No load | - | - | 300 |  |
| Input Capacitance | $\mathrm{C}_{1}$ | $f=1 \mathrm{MHz}$ | - | 5 | - | pF |

*1 Applicable to $\mathrm{CP}, \mathrm{IO}_{1}, \mathrm{IO}_{50}, \mathrm{IO}_{100}, \mathrm{SHL}, \mathrm{DF}, \overline{\mathrm{DISP} \text { OFF, MODE1, MODE2. }}$
*2 Applicable to $\mathrm{IO}_{1}, \mathrm{IO}_{50}, \mathrm{IO}_{51}, \mathrm{IO}_{100}$
*3 $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{2}=1 / 16\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V}_{5}=15 / 16\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V}_{\mathrm{DD}}=\mathrm{V} 1, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$
*4 Applicable to $\mathrm{O}_{1}$ to $\mathrm{O}_{100}$

## Switching Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| "H", "L" Propagation Delay Time | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | - | - | - | 3 | $\mu \mathrm{~s}$ |
| Clock Frequency | $\mathrm{f}_{\text {CP }}$ | - | - | - | 1 | MHz |
| CP Pulse Width | $\mathrm{t}_{\text {WCP }}$ | - | 63 | - | - | ns |
| Data Setup Time | $\mathrm{t}_{\text {SETUP }}$ | - | 100 | - | - | ns |
| Data Hold Time | $\mathrm{t}_{\text {HoLD }}$ | - | 100 | - | - | ns |
| Rise/Fall Time of CP | $\mathrm{t}_{\mathrm{r}(\mathrm{CP}),} \mathrm{t}_{\mathrm{f}}(\mathrm{CP})$ | - | - | - | 20 | ns |

Note 1: When display is controlled by $\overline{\text { DISPOFF }}$ pin, CP rise and fall time must be $\leq 1 \mu$ s.


## FUNCTIONAL DESCRIPTION

## Pin Functional Description

- $\mathrm{IO}, \mathrm{IO}_{50}, \mathrm{IO}_{51}, \mathrm{IO}_{100}$

These are I/O pins for the two 50-bit bidirectional shift registers.

## - SHL

This is an input pin to select the shift direction of the two 50-bit bidirectional shift registers.
Set this pin to "H" or "L" level during power-on.

## - MODE1, MODE2

These are input pins to select whether the two 50-bit shift registers are used as a two 50-bit application or a 40 -bit and 50 -bit application.

Functions of the SHL, MODE1 and MODE2 pins are shown below.

| SHL | MODE1 | MODE2 | Scan direction | Data input pin | Scan output pin | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | - | L | $\mathrm{O}_{1} \rightarrow \mathrm{O}_{50}$ | $10_{1}$ | $10_{50}$ | The scan data input into the $\mathrm{IO}_{1}$, and $\mathrm{IO}_{51}$ pins are shifted at the falling edge of CP and are output from the ${ }^{1} 0_{50}$ and ${ }^{1} 0_{100}$ pins after the lapse of 50 clock pulses. |
|  |  |  | $0_{51} \rightarrow 0_{100}$ | $10_{51}$ | $10_{100}$ |  |
| H | L | - | $\mathrm{O}_{50} \rightarrow 0_{1}$ | 1050 | $10_{1}$ | The scan data input into the $\mathrm{IO}_{100}$ and $\mathrm{IO}_{50}$ pins are shifted at the falling edge of CP and are output from the $\mathrm{IO}_{51}$ and $\mathrm{IO}_{1}$ pins after 50 clock pulses. |
|  |  |  | $0_{100} \rightarrow 0_{51}$ | $10_{100}$ | $10_{51}$ |  |
| L | - | H | $\mathrm{O}_{11} \rightarrow \mathrm{O}_{50}$ | $10_{1}$ | $10_{50}$ | This condition means a mode of bypassing between the $O_{1}$ and $0_{10}$ pins. The scan data input into the $I O_{1}$ pin is stored in the $\mathrm{O}_{11}$ pin and is output from the $\mathrm{IO}_{50}$ pin after 40 clock pulses. The operation in the $\mathrm{O}_{51}$ to $0_{100}$ pins is the same as that in setting SHL to "L" and MODE2 to "L". |
|  |  |  | $0_{51} \rightarrow 0_{100}$ | $10_{51}$ | $10_{100}$ |  |
| H | H | - | $\mathrm{O}_{50} \rightarrow 0_{1}$ | $10_{50}$ | $10_{1}$ | This condition means a mode of bypassing between the $0_{91}$ and $0_{100}$ pins. The scan data input into the $\mathrm{IO}_{100}$ pin is stored in $\mathrm{O}_{90}$ and is output from the $\mathrm{IO}_{51}$ pin after 40 clock pulses. The operation in the $0_{1}$ to $0_{50}$ pins is the same as that in setting SHL to "H" and MODE1 to "L". |
|  |  |  | $\mathrm{O}_{90} \rightarrow \mathrm{O}_{51}$ | $10_{100}$ | $10_{51}$ |  |

- CP

This is a clock pulse input pin for two 50-bit bi-directional shift registers. Scan data is shifted at the falling edge of a clock pulse.

## - DF

This is an input pin for an LCD drive waveform AC synchronization signal, which generally inputs a frame inversion signal. See the Truth Table.

- DISP OFF

This is an input pin used to control the output pins $\mathrm{O}_{1}$ to $\mathrm{O}_{100}$. Signals on the $\mathrm{V}_{1}$ level are output from the output pins $\mathrm{O}_{1}$ to $\mathrm{O}_{100}$, independent of the shift register data during low signal input. See the Truth Table.

- $\mathrm{O}_{1}$ to $\mathrm{O}_{100}$

These are 4-level driver output pins, directly corresponding to each bit of the shift register. $D F$ signals combined to shift register data select and output any of four levels $V_{1}, V_{2}, V_{5}$, and $\mathrm{V}_{\mathrm{EE}}$.

- $\mathbf{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$

These are power supply pins. $\mathrm{V}_{\mathrm{DD}}$ is normally 2.7 to 5.5 V . $\mathrm{V}_{\mathrm{SS}}$ is a grounding pin, which is normally set to 0 V .

## - $\mathrm{V}_{1 \mathrm{~L}}, \mathrm{~V}_{\mathbf{2 L}}, \mathrm{V}_{5 L}, \mathrm{~V}_{\mathrm{EEL}}, \mathrm{V}_{1 R}, \mathrm{~V}_{1 R}, \mathrm{~V}_{5 R}, \mathrm{~V}_{\mathrm{EER}}$

These are LCD drive bias voltage pins. The $V_{1}$ pin may be separated from the $V_{D D}$ pin. Bias supply voltages are supplied from an external source.

## Truth Table

| DF | Shift register data | $\overline{\text { DISP OFF }}$ | Driver output $\left(\mathbf{O}_{\mathbf{1}}\right.$ to $\left.\mathbf{O}_{\mathbf{1 0 0}}\right)$ |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{2}$ |
| L | H | H | $\mathrm{V}_{\text {EE }}$ |
| $H$ | L | H | $\mathrm{V}_{5}$ |
| $H$ | $H$ | $H$ | $\mathrm{~V}_{1}$ |
| $\times$ | $\times$ | L | $\mathrm{V}_{1}$ |

$x$ : Don't care

## NOTES ON USE

Note the following when turning power on and off:
The LCD drivers of this IC requires a high voltage. If a high voltage is applied to them with the logic power supply floating, excess current flows. This may damage the IC. Be sure to carry out the following power-on and power-off sequences.
When turning power on:
First turn on the logic circuits, then the LCD drivers, or turn on both of them at the same time. When turning power off:
First turn off the LCD drivers, then the logic circuits, or turn off both of them at the same time.

## APPLICATION CIRCUITS

## Example of connecting to LCD panel

In the case of $400(200 \times 2)$ lines


In the case of $480(240 \times 2)$ lines


