

Registered Combinatorial EPLD

Features

- 12 I/O macrocells each having:
 - Registered, latched, or transparent array input
 - A choice of two clock sources
 - Global or local output enable (OE)
 - Up to 19 product terms (PTs) per output
 - --- Product term (PT) output polarity control
- 192 product terms with variable distribution to macrocells
 - An average of 14 PTs per macrocell sum node
- Two clock inputs with configurable polarity control


- 13 input macrocells, each having:
 - Complementary input
 - Register, latch, or transparent access
 - --- Two clock sources
- 15 ns ten max.
- Low power
 - --- 120 mA typical ICC quiescent
 - -- 180 mA max.
- --- Power-saving "Miser Bit" feature
- Security fuse
- 28-pin slim-line package; also available in 28-pin PLCC
- UV-erasable and reprogrammable
- Programming and operation 100% testable

Functional Description

The CY7C332 is a versatile continuous all PLD with I/O registers on board. The pare 25 array inputs; each as macroed that may be configured as the register latch, or simple buffer. Out to have polarity and three-state control production. The allocation of productions of part to 19 product terms can be accommodated.

I/O Res rc.

Pins 1 th rough 7 and 9 through 14 function as de licated array inputs. Pins 1 and 2 function as input clocks as well as normal Pin 14 functions as a global output enable a. It as a normal input.



Selection Gui

Generic Par Number	I _{CC1} (mA)		t _{ICO} /t _{PD} (ns)		t _{IS} (ns)	
	Commercial	Military	Commercial	Military	Commercial	Military
7C332=1.	130		18/15		3	
7C 20	120	160	20	23/20	3	4
333	120	150	25	25	3	4
7C330		150		30		4

Document #: 38-00067-F