



16-Bit Registered Transceiver

Features

- Low power, pin-compatible replacement for ABT functions
- FCT-E speed at 3.7 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16952T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at $V_{CC} = 5V$, $T_A = 25^\circ C$

CY74FCT162952T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at $V_{CC} = 5V$, $T_A = 25^\circ C$

CY74FCT162H952T Features:

- Bus hold retains last active state

- Eliminates the need for external pull-up or pull-down resistors

Functional Description


These 16-bit registered transceivers are high-speed, low-power devices. 16-bit operation is achieved by connecting the control lines of the two 8-bit registered transceivers together. For data flow from bus A-to-B, \overline{CEAB} must be LOW to allow data to be stored when \overline{CLKAB} transitions from LOW-to-HIGH. The stored data will be present on the output when \overline{OEAB} is LOW. Control of data from B-to-A is similar and is controlled by using the \overline{CEBA} , \overline{CLKBA} , and \overline{OEBA} inputs. The output buffers are designed with a power-off disable feature to allow for live insertion of boards.

The CY74FCT16952T is ideally suited for driving high-capacitance loads and low-impedance backplanes.


The CY74FCT162952T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162952T is ideal for driving transmission lines.

The CY74FCT162H952T is a 24-mA balanced output part that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

Logic Block Diagrams



TO 7 OTHER CHANNELS



TO 7 OTHER CHANNELS

Pin Configuration

SSOP/TSSOP Top View

1	\overline{CEAB}	56	\overline{OEBA}
2	\overline{CLKAB}	55	\overline{CLKBA}
3	\overline{CEAB}	54	\overline{CEBA}
4	GND	53	GND
5	A_1	52	B_1
6	A_2	51	B_2
7	V_{CC}	50	V_{CC}
8	A_3	49	B_3
9	A_4	48	B_4
10	A_5	47	B_5
11	GND	46	GND
12	A_6	45	B_6
13	A_7	44	B_7
14	A_8	43	B_8
15	$2A_1$	42	$2B_1$
16	$2A_2$	41	$2B_2$
17	$2A_3$	40	$2B_3$
18	GND	39	GND
19	$2A_4$	38	$2B_4$
20	$2A_5$	37	$2B_5$
21	$2A_6$	36	$2B_6$
22	V_{CC}	35	V_{CC}
23	$2A_7$	34	$2B_7$
24	$2A_8$	33	$2B_8$
25	GND	32	GND
26	$2CEAB$	31	$2CEBA$
27	$2CLKAB$	30	$2CLKBA$
28	$2OEAB$	29	$2OEBA$

FCT16952-3



CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T

Pin Description

Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Clock Enable Input (Active LOW)
CEBA	B-to-A Clock Enable Input (Active LOW)
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
A	A-to-B Data Inputs or B-to-A Three-State Outputs ^[1]
B	B-to-A Data Inputs or A-to-B Three-State Outputs ^[1]

Function Table^[2, 3]

For A-to-B (Symmetric with B-to-A)

Inputs			Outputs	
CEAB	CLKAB	OEAB	A	B
H	X	L	X	B ^[4]
X	L	L	X	B ^[4]
L	⊓	L	L	L
L	⊓	L	H	H
X	X	H	X	Z

Notes:

1. On the CY74FCT162H952T these pins have bus hold.
2. A-to-B data flow is shown: B-to-A data flow is similar but uses, CEBA, CLKBA, and OEBA.
3. H = HIGH Voltage Level.
L = LOW Voltage Level.
X = Don't Care.
4. ⊓ = LOW-to-HIGH Transition.
Z = HIGH Impedance.
5. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
6. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Maximum Ratings^[5, 6]

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature -55°C to +125°C
Ambient Temperature with Power Applied -55°C to +125°C
DC Input Voltage -0.5V to +7.0V
DC Output Voltage -0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin) -60 to +120 mA
Power Dissipation 1.0W
Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	5V ± 10%



**CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T**

Electrical Characteristics Over the Operating Range

Parameter	Description		Test Conditions		Min.	Typ. ^[7]	Max.	Unit
V_{IH}	Input HIGH Voltage				2.0			V
V_{IL}	Input LOW Voltage						0.8	V
V_H	Input Hysteresis ^[8]					100		mV
V_{IK}	Input Clamp Diode Voltage		$V_{CC}=\text{Min.}$, $I_{IN}=-18\text{ mA}$			-0.7	-1.2	V
I_{IH}	Input HIGH Current	Standard	$V_{CC}=\text{Max.}$, $V_I=V_{CC}$			± 1	μA	
		Bus Hold				± 100		
I_{IL}	Input LOW Current	Standard	$V_{CC}=\text{Max.}$, $V_I=GND$			± 1	μA	
		Bus Hold				± 100		
I_{BBH} I_{BBL}	Bus Hold Sustain Current on Bus Hold Input ^[9]		$V_{CC}=\text{Min.}$	$V_I=2.0V$	-50			μA
				$V_I=0.8V$	+50			μA
I_{BHHO} I_{BHLO}	Bus Hold Overdrive Current on Bus Hold Input ^[9]		$V_{CC}=\text{Max.}$	$V_I=1.5V$			TBD	mA
I_{OZH}	High Impedance Output Current (Three-State Output pins)		$V_{CC}=\text{Max.}$	$V_{OUT}=2.7V$			± 1	μA
I_{OZL}	High Impedance Output Current (Three-State Output pins)		$V_{CC}=\text{Max.}$	$V_{OUT}=0.5V$			± 1	μA
I_{OS}	Short Circuit Current ^[10]		$V_{CC}=\text{Max.}$	$V_{OUT}=GND$	-80	-140	-200	mA
I_o	Output Drive Current ^[10]		$V_{CC}=\text{Max.}$	$V_{OUT}=2.5V$	-50		-180	mA
I_{OFF}	Power-Off Disable		$V_{CC}=0V$	$V_{OUT}\leq 4.5V$ ^[11]			± 1	μA

Output Drive Characteristics for CY74FCT16952T

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC}=\text{Min.}$, $I_{OH}=-3\text{ mA}$	2.5	3.5		V
		$V_{CC}=\text{Min.}$, $I_{OH}=-15\text{ mA}$	2.4	3.5		V
		$V_{CC}=\text{Min.}$, $I_{OH}=-32\text{ mA}$	2.0	3.0		V
V_{OL}	Output LOW Voltage	$V_{CC}=\text{Min.}$, $I_{OL}=64\text{ mA}$		0.2	0.55	V

Output Drive Characteristics for CY74FCT162952T, CY74FCT162H952T

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
I_{ODL}	Output LOW Current ^[10]	$V_{CC}=5V$, $V_{IN}=V_{IH}$ or V_{IL} , $V_{OUT}=1.5V$	60	115	150	mA
I_{ODH}	Output HIGH Current ^[10]	$V_{CC}=5V$, $V_{IN}=V_{IH}$ or V_{IL} , $V_{OUT}=1.5V$	-60	-115	-150	mA
V_{OH}	Output HIGH Voltage	$V_{CC}=\text{Min.}$, $I_{OH}=-24\text{ mA}$	2.4	3.3		V
V_{OL}	Output LOW Voltage	$V_{CC}=\text{Min.}$, $I_{OL}=24\text{ mA}$		0.3	0.55	V

Capacitance^[8] ($T_A = +25^\circ C$, $f = 1.0\text{ MHz}$)

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN}=0V$	4.5	6.0	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0V$	5.5	8.0	pF

Note:

7. Typical values are at $V_{CC}=5.0V$, $T_A=+25^\circ C$ ambient.
8. This parameter is guaranteed but not tested.
9. Pins with bus hold are described in the Pin Description.
10. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
11. Tested at $+25^\circ C$.



**CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T**

Power Supply Characteristics

Parameter	Description	Test Conditions ^[12]		Typ. ^[7]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V V _{IN} ≥V _{CC} -0.2V	5	500	μA
ΔI _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[13]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[14]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OEAB or OEBA=GND	V _{IN} =V _{CC} or V _{IN} =GND	75	120	μA/MHz
I _C	Total Power Supply Current ^[15]	V _{CC} =Max., f ₁ =5 MHz, f ₀ = 10 MHz (CLKAB) OEAB = CEAB = GND OEBA = V _{CC} 50% Duty Cycle, Outputs Open, One Bit Toggling	V _{IN} =V _{CC} or V _{IN} =GND	0.8	1.7	mA
		V _{IN} =3.4V or V _{IN} =GND	1.3	3.2		
		V _{CC} =Max., f ₀ =10 MHz (CLKAB) f ₁ =2.5 MHz, OEAB = CEAB = GND OEBA = V _{CC} 50% Duty Cycle, Outputs Open, Sixteen Bit Toggling	V _{IN} =V _{CC} or V _{IN} =GND	3.8	6.5 ^[16]	
		V _{IN} =3.4V or V _{IN} =GND	8.3	20.0 ^[16]		

Notes:

12. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

13. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

14. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

15. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

I_C = I_{CC}+ΔI_{CC}D_HN₁+I_{CCD}(f₀/2 + f₁N₁)

I_{CC} = Quiescent Current with CMOS input levels

ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)

D_H = Duty Cycle for TTL inputs HIGH

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in millamps and all frequencies are in megahertz.

16. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



**CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T**

Switching Characteristics Over the Operating Range^[17]

Parameter	Description	CY74FCT16952AT CY74FCT162952AT CY74FCT162H952AT		CY74FCT16952BT CY74FCT162952BT CY74FCT162H952BT		Unit	Fig. No. ^[18]
		Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	10.0	2.0	7.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA, OEAB to A, B	1.5	10.5	1.5	8.0	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OEBA, OEAB to A, B	1.5	10.0	1.5	7.5	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	—	2.5	—	ns	4
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	2.0	—	1.5	—	ns	4
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	—	3.0	—	ns	4
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	—	2.0	—	ns	4
t _W	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	—	3.0	—	ns	5
t _{SK(O)}	Output Skew ^[20]	—	0.5	—	0.5	ns	—

Parameter	Description	CY74FCT16952CT CY74FCT162952CT CY74FCT162H952CT		CY74FCT16952ET CY74FCT162952ET CY74FCT162H952ET		Unit	Fig. No. ^[18]
		Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	6.3	1.5	3.7	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA, OEAB to A, B	1.5	7.0	1.5	4.4	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OEBA, OEAB to A, B	1.5	6.5	1.5	3.6	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	—	1.5	—	ns	4
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	1.5	—	0	—	ns	4
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	—	2.0	—	ns	4
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	—	0	—	ns	4
t _W	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	—	3.0	—	ns	5
t _{SK(O)}	Output Skew ^[20]	—	0.5	—	0.5	ns	—

Notes:

17. Minimum limits are guaranteed but not tested on Propagation Delays.
18. See "Parameter Measurement Information" in the General Information section.
19. This parameter is guaranteed but not tested.
20. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.



**CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T**

Ordering Information CY74FCT16952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.7	CY74FCT16952ETPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16952ETPVC	O56	56-Lead (300-Mil) SSOP	
6.3	CY74FCT16952CTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16952CTPVC	O56	56-Lead (300-Mil) SSOP	
7.5	CY74FCT16952BTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16952BTPVC	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT16952ATPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16952ATPVC	O56	56-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.7	CY74FCT162952ETPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162952ETPVC	O56	56-Lead (300-Mil) SSOP	
6.3	CY74FCT162952CTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162952CTPVC	O56	56-Lead (300-Mil) SSOP	
7.5	CY74FCT162952BTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162952BTPVC	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT162952ATPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162952ATPVC	O56	56-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162H952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.7	CY74FCT162H952ETPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H952ETPVC	O56	56-Lead (300-Mil) SSOP	
6.3	CY74FCT162H952CTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H952CTPVC	O56	56-Lead (300-Mil) SSOP	
7.5	CY74FCT162H952BTPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H952BTPVC	O56	56-Lead (300-Mil) SSOP	
10.0	CY74FCT162H952ATPAC	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162H952ATPVC	O56	56-Lead (300-Mil) SSOP	

Document #: 38-00392-C



CY74FCT16952I
CY74FCT162952T
CY74FCT162H952T

Package Diagrams

56-Lead Shrunk Small Outline Package O56

