


## THREE CHANNEL 14 & 16 BIT TRACKING S/D CONVERTERS



### FEATURES

- *Fixed 14 or 16 Bit Resolution*
- *Small Size 36 Pin DDIP Package*
- *3 Independent Converters*
- *Low Cost*
- *Velocity Output Eliminates Tachometer*
- *Optional  $\overline{BIT}$  Output*
- *High Reliability Single Chip Monolithic*
- *-55°C to +125°C Operating Temperature Range*
- *883B Processing Available*

### DESCRIPTION

The SDC-14610/15 Series are small low cost triple Synchro- or Resolver-to-Digital Converters. The SDC-14610 Series is fixed at 14 bits, the SDC-14615 at 16 bits. The three channels are independent tracking types but share digital output pins and a common reference.

The velocity output (VEL) from the SDC-14610/15 Series, which can be used to replace a tachometer, is a 4V signal referenced to ground with a linearity of 1% of output voltage.

A BIT output is optional and is a logic line that indicates LOR, LOS, or excessive converter error. Due to pin limitations this option will exclude the velocity output (contact factory).

SDC-14610/15 Series converters are available with operating temperature ranges of 0°C to +70°C and -55°C to +125°C, and 883B processing is available.

### APPLICATIONS

With its low cost, small size, high accuracy, and versatile performance, the SDC-14610/15 Series converters are ideal for use in modern high-performance military and industrial position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.




FIGURE 1. SDC-14610/15 BLOCK DIAGRAM (one channel)

**TABLE 1. SDC-14610/15 SPECIFICATIONS (Each Channel)**

These specs apply over the rated power supply, temperature, and reference frequency ranges; 10% signal amplitude variation, and 10% harmonic distortion. **Each Channel unless stated otherwise.**

PARAMETER	UNIT	VALUE	
<b>RESOLUTION</b>	Bits	14	16
<b>ACCURACY</b>	Min	4(8) + 1 LSB	2(4) + 1 LSB
<b>REPEATABILITY</b>	LSB	1 max	
<b>DIFFERENTIAL LINEARITY</b>	LSB	1 max	
<b>REFERENCE INPUT</b>		(+REF, -REF), Common to All Channels differential	
Type		2 & 11.8V units   90V unit	
Voltage Range	Vrms	2 - 35	10-130
Frequency	Hz	360 - 5000	see note
Input Impedance			
single ended	Ohm	60k	270k min
differential	Ohm	120k	540k min
Common Mode Range	Vpeak	50,	200,
		100 transient	300 transient
<b>SIGNAL INPUT CHARACTERISTICS</b>		<b>Each Channel</b>	
90V Synchro Input (L-L)			
Z <sub>in</sub> line-to-line	Ohm	123k	
Z <sub>in</sub> line-to-ground	Ohm	80k	
Common Mode Voltage	V	180 max	
11.8V Synchro Input (L-L)			
Z <sub>in</sub> line-to-line	Ohm	52k	
Z <sub>in</sub> line-to-ground	Ohm	34k	
Common Mode Voltage	V	30 max	
11.8V Resolver Input (L-L)			
Z <sub>in</sub> single ended	Ohm	70k	
Z <sub>in</sub> differential	Ohm	140k	
Common Mode Voltage	V	30 max	
2V Direct Input (L-L)			
Voltage Range	Vrms	2 nom, 2.3 max	
Max Voltage No Damage	V	25 cont, 100 pk transient	
Input Impedance	Ohm	20 M // 10 pF min	
<b>DIGITAL INPUT/OUTPUT</b>			
Logic Type		TTL/CMOS compatible	
<b>Inputs</b>		Logic 0 = 0.8V max. Logic 1 = 2.0V min. Loading = 10µa max P.U. current source to +5V //5pF max. CMOS transient protected	
Inhibit (IN <sub>I</sub> )(common)		<b>Each Channel</b> Logic 0 inhibits ; Data stable within 0.5µs	
Enable Bits 1 to 8 (EM)		Logic 0 enables; Data stable within 150 ns	
Enable Bits 9 to 14(16) (EL)		Logic 1 = High Impedance Data High Z within 100 ns	
<b>Outputs</b>		<b>Common to All Channels</b> 8 parallel lines; 2 bytes natural binary angle, positive logic	
Parallel Data (1-14(16))	bits		

**TABLE 1. SDC-14610/15 SPECIFICATIONS (continued)**

PARAMETER	UNIT	VALUE			
<b>DIGITAL INPUT/OUTPUT</b>					
Outputs (continued)					
Drive Capability	TTL	<b>Each Channel</b> 50 pF + Logic 0; 1 TTL load, 1.6 mA at 0.4V max Logic 1; 10 TTL loads, -0.4 mA at 2.8V min			
	CMOS	Logic 0; 100mV max driving Logic 1; +5V supply minus 100mV min driving			
<b>DYNAMIC CHARACTERISTICS</b>			<b>Device Type</b>		
<b>Each Channel</b>			<b>60Hz</b>	<b>400Hz</b>	
Input Frequency	Hz		47 - 5k	360 - 5k	
Bandwidth(Closed Loop)	Hz		15	103	
Ka	1/s <sup>2</sup>		830	53k	
A1	1/s		0.17	1.33	
A2	1/s		5k	40k	
A	1/s		29	230	
B	1/s		14.5	115	
<b>Resolution</b>	bits		<b>14</b>	<b>16</b>	<b>14</b>
Tracking Rate					
typical	rps	1.25	0.31	10	2.5
minimum	rps	1	0.25	8	2
Acceleration (1LSB lag)	deg/s <sup>2</sup>	18	4.5	1160	290
Settling Time (179°step max)	msec	1100	2500	140	320
<b>VELOCITY CHARACTERISTICS</b>			<b>Each Channel</b>		
Polarity		Positive for increasing angle			
Voltage Range(Full Scale)	±V	4.5 typ, 4 min			
Voltage Scaling	ipsFS	10			
Scale Factor	±%	10 typ	20 max		
Scale Factor TC	ppm/°C	100 typ	200 max		
Reversal Error	±%	1 typ	2 max		
Linearity	±%	0.5 typ	1 max		
Zero Offset	mV	5 typ	10 max		
Zero Offset TC	µV/°C	15 typ	30 max		
Load	kOhm		20 max		
Noise	(VpV)%	1 typ	2 max		
<b>POWER SUPPLIES</b>			<b>Total Device</b>		
Nominal Voltage	V	+5	-5		
Voltage Range	±%	5	10		
Max Volt. w/o Damage	V	+7	-7		
Current	mA	36 typ, 51 max			
<b>TEMPERATURE RANGE</b>					
Operating					
-30X	°C	0	+70		
-10X	°C	-55	+125		
Storage	°C	-65	+150		
<b>PHYSICAL CHARACTERISTICS</b>					
Size	in (mm)	1.70 x 0.78 x 0.21	(43.2 x 19.8 x 5.3)		
Weight	oz	0.66			

Note: 47 - 5k for 90V, 60Hz; 360 - 5k for 90V, 400Hz

## THEORY OF OPERATION

The SDC-14610/15 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high performance tracking resolver to digital converter.

Figure 1 is the Functional Block Diagram of SDC-14610/15 Series. The converter operates with  $\pm 5Vdc$  power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of three main sections; an input front-end, a converter, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 14 bit digital angle  $\phi$ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of  $SIN\theta COS\phi - COS\theta SIN\phi = SIN(\theta - \phi)$  using amplifiers, switches, logic and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters ratioed capacitors are used in the CT, instead of the more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The dc error is integrated yielding a velocity voltage which in turn drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which together with the velocity integrator forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

## TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Functional Block Diagram and its Bode Plots (open and closed loop); These are shown in figures 1 and 2.

The open loop transfer function is as follows:

$$\text{Open Loop Transfer Function} = \frac{A^2 \left( \frac{S}{B} + 1 \right)}{S^2 \left( \frac{S}{10B} + 1 \right)}$$

where A is the gain coefficient

and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator

gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod)
- Integrator gain =  $\frac{1}{R_i C_i}$  volts per second per volt
- VCO Gain =  $\frac{1}{1.25R_v C_v}$  LSBs per second per volt

## GENERAL SETUP CONSIDERATIONS

The following recommendations should be considered when hooking up the SDC-14610/15 Series converters:

- 1) Power supplies are  $\pm 5Vdc$ . For lowest noise performance it is recommended that a 0.1  $\mu F$  or larger cap be connected from each supply to ground near the converter package.
- 2) Direct inputs are referenced to A GND.

## INHIBIT and ENABLE TIMING

The Inhibit ( $\overline{INH}$ ) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in figure 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in six bytes. The Enable MSB ( $\overline{EM A}$ ,  $\overline{EM B}$ , or  $\overline{EM C}$ ) is used for the most significant 8 bits and Enable LSB ( $\overline{EL A}$ ,  $\overline{EL B}$ , or  $\overline{EL C}$ ) is used for the least significant bits. As shown in figure 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.







FIGURE 2. BODE PLOTS



**FIGURE 3. INHIBIT TIMING**



**FIGURE 4. ENABLE TIMING**

### NO FALSE 180° HANGUP


This feature eliminates the "false 180° reading" during instantaneous 180° step changes; this condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or 180° bit) is "toggled" on and off, a converter without the "false 180° hangup" feature may fail to respond.

The condition is artificial, as a "real" synchro or resolver can't change its output 180° instantaneously. The condition is most often noticed during wrap-around verification tests, simulations, or troubleshooting.

TABLE 2. PINOUT (36 PIN)*					
1	S1A(S)	S1A(R)	N.C.	36	VEL A (Velocity Output)
2	S2A(S)	S2A(R)	+COSA(D)	35	EM A (Enable MSBs)
3	S3A(S)	S3A(R)	+SINA(D)	34	EL A (Enable LSBs)
4	N.C.	S4A(R)	N.C.	33	INH (Inhibit)
5	GND	(Ground)		32	VEL B (Velocity Output)
6	A GND	(Analog Ground)		31	EM B (Enable MSBs)
7	S1B(S)	S1B(R)	N.C.	30	EL B (Enable LSBs)
8	S2B(S)	S2B(R)	+COSB(D)	29	Bit 8/Bit 16**
9	S3B(S)	S3B(R)	+SINB(D)	28	Bit 7/Bit 15**
10	N.C.	S4B(R)	N.C.	27	Bit 6/Bit 14
11	-5V	(Power Supply)		26	Bit 5/Bit 13
12	+5V	(Power Supply)		25	Bit 4/Bit 12
13	S1C(S)	S1C(R)	N.C.	24	Bit 3/Bit 11
14	S2C(S)	S2C(R)	+COSC(D)	23	Bit 2/Bit 10
15	S3C(S)	S3C(R)	+SINC(D)	22	Bit 1(MSB)/Bit 9
16	N.C.	S4C(R)	N.C.	21	VEL C (Velocity Output)
17	-REF	(-Reference Input)		20	EL C (Enable LSBs)
18	+REF	(+Reference Input)		19	EM C (Enable MSBs)

\* Note: (S) = Synchro; (R) = Resolver; (D) = 2V Resolver Direct

\*\* Note: SDC-14615 Series only



**Notes:**

1. Dimensions are in inches (millimeters).
2. Lead identification numbers are for reference only.
3. Lead clusters shall be centered within ±0.01 of outline dimensions. Lead spacing dimensions apply only at seating plane.
4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
5. Case is electrically floating.

At DDC's option, this part can be supplied in a ceramic package. See page 116 for ceramic mechanical outline.

**FIGURE 5. SDC-14610/15 MECHANICAL OUTLINE**

### ORDERING INFORMATION

SDC-1461X T - X X X

**Accuracy:**

- 2 = 4 min + 1 LSB
- 4 = 2 min + 1 LSB

**Reliability:**

- 0 = Standard DDC procedures
- 1 = 883B Processing Available\*
- 2 = 168 hour burn-in at 125°C\*

**Operating Temperature Range:**

- 1 = -55 to +125°C
- 3 = 0 to +70°C (standard reliability only)

**Output Option:**

- Blank = Standard Velocity Output (VEL)
- T = Built-In-Test Output, instead of VEL

**Input Option:**

- 0 = 11.8V, Synchro, 14 bit, 400Hz
- 1 = 11.8V, Resolver, 14 bit, 400Hz
- 2 = 90V, Synchro, 14 bit, 400Hz
- 3 = 2V, Direct, 14 bit, 400Hz
- 4 = 90V, Synchro, 14 bit, 60Hz
- 5 = 11.8V, Synchro, 16 bit, 400Hz
- 6 = 11.8V, Resolver, 16 bit, 400Hz
- 7 = 90V, Synchro, 16 bit, 400Hz
- 8 = 2V, Direct, 16 bit, 400Hz
- 9 = 90V, Synchro, 16 bit, 60Hz

\* -55° to +125°C Temperature range only.