



M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the RAS-only refresh mode, the hidden refresh mode and CS before RAS refresh mode are available.

FEATURES


| Type name | RAS access time (max ns) | CS access time (max ns) | Address access time (max ns) | Cycle time (min ns) | Power dissipation (typ mW) |
|-------------------------|--------------------------|-------------------------|------------------------------|---------------------|----------------------------|
| P M5M41002AJ-8 L | 80 | 20 | 40 | 160 | 200 |
| P M5M41002AJ-10 L | 100 | 25 | 50 | 190 | 175 |
| P M5M41002AJ-12 L | 120 | 30 | 60 | 220 | 150 |

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single 5V±10% supply
- Low standby power dissipation
2.75mW (Max) CMOS Input level
- Low operating power dissipation
M5M41002AP, J, L-8 385mW (Max)
M5M41002AP, J, L-10 330mW (Max)
M5M41002AP, J, L-12 275mW (Max)
- Unlatched output enables two-dimensional chip selection
- Early-write operation gives common I/O capability
- Read-Modify-Write, RAS-only-Refresh, Static Column Mode capabilities.
- CS before RAS refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- CS controlled output allows hidden refresh.
- Wide RAS low pulse width for
Static Column Mode 100μs Max


APPLICATION

Main memory unit for computers, Microcomputer memory,
Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 18P4Y (DIP)



Outline 26P0J (SOJ)



Outline 20P5L-A(ZIP)

NC: NO CONNECTION

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**FUNCTION**


The M5M41002AP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., Static Column mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs | | | | | | Output Q | Refresh | Remark |
|------------------------|--------|-----|-----|-----|-------------|----------------|----------|---------|--------|
| | RAS | CS | W | D | Row address | Column address | | | |
| Read | ACT | ACT | NAC | DNC | APD | APD | VLD | YES | Note. |
| Write (Early write) | ACT | ACT | ACT | VLD | APD | APD | OPN | YES | |
| Read-Modify-write | ACT | ACT | ACT | VLD | APD | APD | VLD | YES | |
| RAS-only refresh | ACT | NAC | DNC | DNC | APD | DNC | OPN | YES | |
| Hidden refresh | ACT | ACT | DNC | DNC | DNC | DNC | VLD | YES | |
| CAS before RAS refresh | ACT | ACT | DNC | DNC | DNC | DNC | OPN | YES | |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO | |

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open

Static column mode is identical except early write

BLOCK DIAGRAM

M5M41002AP, J, L-8, -10, -12**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|-----------------------|---------------------------------|---------|------|
| V _{CC} | Supply voltage | | -1~7 | V |
| V _I | Input voltage | With respect to V _{SS} | -1~7 | V |
| V _O | Output voltage | | -1~7 | V |
| I _O | Output current | | 50 | mA |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | 0~70 | °C |
| T _{stg} | Storage temperature | | -65~150 | °C |

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits | | | Unit |
|-----------------|--------------------------------------|--------|-----|-----|------|
| | | Min | Nom | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | 0 | 0 | 0 | V |
| V _{IH} | High-level input voltage, all inputs | 2.4 | | 6.5 | V |
| V _{IL} | Low-level input voltage, all inputs | -1.0 | | 0.8 | V |

Note 1 All voltage values are with respect to V_{SS}**ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)**

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------------|---|---|---|----------------|-----------------|------|
| | | | Min | Typ | Max | |
| V _{OH} | High-level output voltage | I _{OH} = -5mA | 2.4 | | V _{CC} | V |
| V _{OL} | Low-level output voltage | I _{OL} = 4.2mA | 0 | | 0.4 | V |
| I _{OZ} | Off-state output current | Q floating 0V ≤ V _{OUT} ≤ 5.5V | -10 | | 10 | μA |
| I _I | Input current | 0V ≤ V _{IN} ≤ 6.5, Other input pins = 0V | -10 | | 10 | μA |
| I _{CC1(AV)} | Average supply current from V _{CC} operating (Note 3, 4) | M5M41002A-8 M5M41002A-10 M5M41002A-12 | RAS, CS cycling t _{RC} = t _{WC} = min. output open | 70 60 50 | | mA |
| I _{CC2} | Supply current from V _{CC} , standby | | RAS = CS = V _{IH} , output open | 2 | | mA |
| | | | RAS = CS ≥ V _{CC} - 0.5, output open | 0.5 | | |
| I _{CC3(AV)} | Average supply current from V _{CC} refreshing (Note 3) | M5M41002A-8 M5M41002A-10 M5M41002A-12 | RAS cycling, CS = V _{IH} t _{RC} = min. output open | 70 60 50 | | mA |
| I _{CC6(AV)} | Average supply current from V _{CC} CS before RAS refresh mode (Note 3) | M5M41002A-8 M5M41002A-10 M5M41002A-12 | CS before RAS refresh cycling t _{RC} = min. output open | 70 60 50 | | mA |
| I _{CC7(AV)} | Average supply current from V _{CC} , Static Column mode (Note 3, 4) | M5M41002A-8 M5M41002A-10 M5M41002A-12 | RAS = V _{IL} , Column address cycling t _{WC} , t _{RSC} = min. output open | 60 50 40 | | mA |

Note 2 Current flowing into an IC is positive, out is negative

3 I_{CC1(AV)}, I_{CC3(AV)}, I_{CC6(AV)} and I_{CC7(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate4 I_{CC1(AV)} and I_{CC7(AV)} are dependent on output loading. Specified values are obtained with the output open**CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)**

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------|---|---|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| C _{I(A)} | Input capacitance, address inputs (Note 4') | | | | 5 | pF |
| C _{I(D)} | Input capacitance, data input | | | | 5 | pF |
| C _{I(W)} | Input capacitance, write control input | | | | 7 | pF |
| C _{I(RAS)} | Input capacitance, RAS input | | | | 7 | pF |
| C _{I(CS)} | Input capacitance CS input | | | | 7 | pF |
| C _O | Output capacitance | V _O = V _{SS} , f = 1MHz, V _I = 25mVrms | | | 7 | pF |

Note 4' C_{I(A)} of ZIP is 6pF (max).

MITSUBISHI LSIs
M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 5)

| Symbol | Parameter | Limits | | | | | | Unit | |
|-----------|--|-------------|-----|--------------|-----|--------------|-----|------|----|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{CAC} | Access time from \overline{CS} | (Note 6, 7) | 20 | | 25 | | 30 | ns | |
| t_{RAC} | Access time from \overline{RAS} | (Note 6, 8) | 80 | | 100 | | 120 | ns | |
| t_{CAA} | Column Address access time | (Note 6, 9) | 40 | | 50 | | 60 | ns | |
| t_{PWA} | Access time from previous \overline{W} low | (Note 6) | 70 | | 85 | | 105 | ns | |
| t_{WRA} | Access time from \overline{W} high | (Note 6) | 40 | | 50 | | 60 | ns | |
| t_{CLZ} | Output low impedance time from \overline{CS} low | (Note 6) | 5 | | 5 | | 5 | ns | |
| t_{OFF} | Output disable time after \overline{CS} high | (Note 10) | 0 | 20 | 0 | 25 | 0 | 30 | ns |

Note 5 An initial pause of 500μs is required after power-up followed by any 8 \overline{RAS} or $\overline{RAS}/\overline{CS}$ cycles before proper device operation is achieved.

Note that \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CS}$ cycles are required after prolonged periods of \overline{RAS} inactivity before proper device operation is achieved.

6 Measured with a load circuit equivalent to 2TTL loads and 100pF.

7 Assume that $t_{RCD} \geq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$

8 Assume that $t_{RCD} \leq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than $t_{RCD(max)}$ or $t_{RAD(max)}$ then t_{RAC} will increase by the amount that t_{RCD} or t_{RAD} exceeds $t_{RCD(max)}$ or $t_{RAD(max)}$.

9 Assume that $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$, and $t_{RCD} \geq t_{RCD(max)}$.

10 $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq | \pm 10\mu A |$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Static Column Cycles)

($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 11, 12)

| Symbol | Parameter | Limits | | | | | | Unit | |
|-----------|--|-------------|-----|--------------|-----|--------------|-----|------|----|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{REF} | Refresh cycle time | | 8 | | 8 | | 8 | ms | |
| t_{RP} | \overline{RAS} high pulse width | 70 | | 80 | | 90 | | ns | |
| t_{RCD} | Delay time, \overline{RAS} low to \overline{CS} low | (Note 13) | 25 | 60 | 25 | 75 | 25 | 90 | ns |
| t_{CRP} | Delay time, \overline{CS} high to \overline{RAS} low | (Note 14) | 10 | | 10 | | 10 | | ns |
| t_{CPN} | \overline{CAS} high pulse width | (Note 15) | 35 | | 35 | | 35 | | ns |
| t_{RAD} | Column address delay time from \overline{RAS} low | (Note 16) | 20 | 40 | 20 | 50 | 20 | 60 | ns |
| t_{ASR} | Row address setup time before \overline{RAS} low | | 0 | | 0 | | 0 | | ns |
| t_{ASC} | Column address setup time before \overline{CS} low or \overline{W} low | | 0 | | 0 | | 0 | | ns |
| t_{RAH} | Row address hold time after \overline{RAS} low | | 15 | | 15 | | 15 | | ns |
| t_{CAH} | Column address hold time after \overline{CS} low or \overline{W} low | | 20 | | 20 | | 20 | | ns |
| t_T | Transition time | (Note 17) | 3 | 50 | 3 | 50 | 3 | 50 | ns |

Note 11 The timing requirements are assumed $t_T = 5ns$

12 $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals

13 $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is $t_{RCD} + t_{CAC}$

14 $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$.

15 $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$, except for t_{CPN} of static column mode cycle

16. $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle

17 t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

MITSUBISHI LSIs
M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Read and Refresh Cycles

| Symbol | Parameter | Limits | | | | | | Unit | |
|-----------|---|-------------|-------|--------------|-------|--------------|-------|------|--|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{RC} | Read cycle time | 160 | | 190 | | 220 | | ns | |
| t_{RAS} | \overline{RAS} low pulse width | 80 | 10000 | 100 | 10000 | 120 | 10000 | ns | |
| t_{CS} | \overline{CS} low pulse width | 20 | 10000 | 25 | 10000 | 30 | 10000 | ns | |
| t_{CSH} | \overline{CS} hold time after \overline{RAS} low | 80 | | 100 | | 120 | | ns | |
| t_{RSH} | \overline{RAS} hold time after \overline{CS} low | 20 | | 25 | | 30 | | ns | |
| t_{RCS} | Read setup time before \overline{CS} low | 0 | | 0 | | 0 | | ns | |
| t_{RCH} | Read hold time after \overline{CS} high (Note 18) | 10 | | 10 | | 10 | | ns | |
| t_{RRH} | Read hold time after \overline{RAS} high (Note 18) | 10 | | 10 | | 10 | | ns | |
| t_{RAL} | Column address to \overline{RAS} setup time | 40 | | 50 | | 60 | | ns | |
| t_{AH} | Column address hold time after \overline{RAS} high | 10 | | 10 | | 15 | | ns | |
| t_{RPC} | Precharge to \overline{CS} active time | 0 | | 0 | | 0 | | ns | |

Note 18 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle

Write Cycle

| Symbol | Parameter | Limits | | | | | | Unit | |
|-----------|--|-------------|-------|--------------|-------|--------------|-------|------|--|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{WC} | Write cycle time | 160 | | 190 | | 220 | | ns | |
| t_{RAS} | \overline{RAS} low pulse width | 80 | 10000 | 100 | 10000 | 120 | 10000 | ns | |
| t_{CS} | \overline{CS} low pulse width | 20 | 10000 | 25 | 10000 | 30 | 10000 | ns | |
| t_{CSH} | \overline{CS} hold time after \overline{RAS} low | 80 | | 100 | | 120 | | ns | |
| t_{RSH} | \overline{RAS} hold time after \overline{CS} low | 20 | | 25 | | 30 | | ns | |
| t_{WCS} | Write setup time before \overline{CS} low (Note 21) | 0 | | 0 | | 0 | | ns | |
| t_{WCH} | Write hold time after \overline{CS} low | 15 | | 20 | | 25 | | ns | |
| t_{WH} | Write command hold time for output disable | 0 | | 0 | | 0 | | ns | |
| t_{WP} | Write pulse width | 15 | | 20 | | 25 | | ns | |
| t_{DS} | Data setup time | 0 | | 0 | | 0 | | ns | |
| t_{DH} | Data hold time after \overline{CS} low | 15 | | 20 | | 25 | | ns | |

M5M41002AP, J, L-8, -10, -12**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write and Read-Modify-Write Cycles**

| Symbol | Parameter | Limits | | | | | | Unit | |
|------------|---|-------------|-------|--------------|-------|--------------|-------|------|--|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{RWC} | Read-write cycle time (Note 19) | 185 | | 220 | | 255 | | ns | |
| t_{RMWC} | Read-Modify-Write cycle time (Note 20) | 185 | | 220 | | 255 | | ns | |
| t_{RAS} | RAS low pulse width | 105 | 10000 | 130 | 10000 | 155 | 10000 | ns | |
| t_{CS} | CS low pulse width | 45 | 10000 | 55 | 10000 | 65 | 10000 | ns | |
| t_{CSH} | CS hold time after RAS low | 105 | | 130 | | 155 | | ns | |
| t_{RSH} | RAS hold time after CS low | 45 | | 55 | | 65 | | ns | |
| t_{RCS} | Read setup time before CS low | 0 | | 0 | | 0 | | ns | |
| t_{CWD} | Delay time, CS low to write low (Note 21) | 20 | | 25 | | 30 | | ns | |
| t_{RWD} | Delay time, RAS low to write low (Note 21) | 80 | | 100 | | 120 | | ns | |
| t_{CWL} | CS hold time after write low | 20 | | 25 | | 30 | | ns | |
| t_{RWL} | RAS hold time after write low | 20 | | 25 | | 30 | | ns | |
| t_{WP} | Write pulse width | 15 | | 20 | | 25 | | ns | |
| t_{DS} | Data setup time | 0 | | 0 | | 0 | | ns | |
| t_{DH} | Data hold time after write low | 15 | | 20 | | 25 | | ns | |
| t_{AWD} | Delay time, address to write low (Note 21) | 40 | | 50 | | 60 | | ns | |
| t_{WOH} | Output hold time from write low | 15 | | 20 | | 25 | | ns | |

Note 19 t_{RWC} is specified as $t_{RWC(min)} = t_{RCD(max)} + t_{CWD(min)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$.20 t_{RMWC} is specified as $t_{RMWC(min)} = t_{RAC(max)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$.21 t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} do not define the limits of operation, but are included as electrical characteristics only.When $t_{WCS} \geq t_{WCS(min)}$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{RWD} \geq t_{RWD(min)}$, $t_{CWD} \geq t_{CWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (lat access time and until CS goes back to V_{IH}) is indeterminate.**Static Column Mode Cycle (Read, Early write, Read-Write, Read-Modify-Write Cycle)**

| Symbol | Parameter | Limits | | | | | | Unit | |
|------------|---|-------------|--------|--------------|--------|--------------|--------|------|--|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{RSC} | SC read cycle time | 45 | | 55 | | 65 | | ns | |
| t_{WSC} | SC write cycle time | 45 | | 55 | | 65 | | ns | |
| t_{RWSC} | SC R/W, R/M/W, cycle time | 70 | | 90 | | 105 | | ns | |
| t_{RAS} | RAS low pulse width | 125 | 100000 | 155 | 100000 | 185 | 100000 | ns | |
| t_{CS} | CS low pulse width | 20 | 10000 | 25 | 10000 | 30 | 10000 | ns | |
| t_{CP} | CS high pulse width | 10 | | 10 | | 15 | | ns | |
| t_{RSW} | Delay time, RAS to 2nd Write low | 90 | | 110 | | 135 | | ns | |
| t_{WI} | Write invalid time | 10 | | 10 | | 15 | | ns | |
| t_{PWH} | Column address hold time to previous W low | 70 | | 85 | | 105 | | ns | |
| t_{WH} | Write command hold time for output disable | 0 | | 0 | | 0 | | ns | |
| t_{AOH} | Data hold time from address change | 10 | | 10 | | 10 | | ns | |
| t_{WAD} | Delay time write to address change (Note 22) | 20 | 30 | 25 | 35 | 30 | 45 | ns | |

Note 22 $t_{WAD(max)}$ is specified as a reference point only. If $t_{WAD} \geq t_{WAD(max)}$, access time is assumed by t_{CAA} .**CS before RAS Refresh Cycle (Note 23)**


| Symbol | Parameter | Limits | | | | | | Unit | |
|-----------|---|-------------|-----|--------------|-----|--------------|-----|------|--|
| | | M5M41002A-8 | | M5M41002A-10 | | M5M41002A-12 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| t_{CSR} | CS setup time for CS before RAS refresh | 10 | | 10 | | 10 | | ns | |
| t_{CHR} | CS hold time for CS before RAS refresh | 15 | | 20 | | 25 | | ns | |
| t_{RPC} | Precharge to CS active time | 0 | | 0 | | 0 | | ns | |

Note 23 Eight or more CS before RAS cycles are necessary for proper operation of CS before RAS refresh mode.


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM


Timing Diagrams (Note 24)



Read Cycle





Note 24 Indicates the don't care input.

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Write Cycle (Early write)**

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Read-Write, Read-Modify-Write Cycle**


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**RAS only Refresh Cycle (Note 25)**Note 25 \bar{W} , D = don't care, A₉ may be V_{IH} or V_{IL}**CS before RAS Refresh Cycle (Note 26)**Note 26 \bar{W} , D = don't care

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Hidden Refresh Cycle**

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Static Column Mode Read Cycle**

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Early Write Cycle



STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Read-Write, Read-Modify-Write Cycle

