



M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the $\overline{RAS}$ -only refresh mode, the hidden refresh mode and $\overline{CS}$ before $\overline{RAS}$ refresh mode are available.

FEATURES


Type name	RAS access time (max ns)	$\overline{CS}$ access time (max ns)	Address access time (max ns)	Cycle time (min ns)	Power dissipation (typ mW)
M5M41002AJ-8 P	80	20	40	160	200
M5M41002AJ-10 P	100	25	50	190	175
M5M41002AJ-12 P	120	30	60	220	150

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single $5V \pm 10\%$ supply
- Low standby power dissipation
2.75mW (Max) CMOS Input level
- Low operating power dissipation
M5M41002AP, J, L-8 385mW (Max)
M5M41002AP, J, L-10 330mW (Max)
M5M41002AP, J, L-12 275mW (Max)
- Unlatched output enables two-dimensional chip selection
- Early-write operation gives common I/O capability
- Read-Modify-Write, $\overline{RAS}$ -only-Refresh, Static Column Mode capabilities.
- $\overline{CS}$ before $\overline{RAS}$ refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- $\overline{CS}$ controlled output allows hidden refresh.
- Wide $\overline{RAS}$ low pulse width for
Static Column Mode 100 μ s Max


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 18P4Y (DIP)



Outline 26PJ (SOJ)



Outline 20P5L-A(ZIP)

NC: NO CONNECTION

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

FUNCTION


The M5M41002AP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., Static Column mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Note.
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC. don't care, VLD. valid, APD applied, OPN open
 Static column mode is identical except early write

BLOCK DIAGRAM



MITSUBISHI LSI
M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current	T _a = 25°C	50	mA
P _d	Power dissipation		1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5, Other input pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} operating (Note 3, 4)	M5M41002A-8 M5M41002A-10 M5M41002A-12 RAS, CS cycling t _{RC} = t _{WC} = min, output open			70	mA
					60	
					50	
					40	
I _{CC2}	Supply current from V _{CC} , standby	RAS = CS = V _{IH} , output open			2	mA
		RAS = CS = V _{CC} - 0.5, output open			0.5	
I _{CC3(AV)}	Average supply current from V _{CC} refreshing (Note 3)	M5M41002A-8 M5M41002A-10 M5M41002A-12 RAS cycling, CAS = V _{IH} t _{RC} = min, output open			70	mA
					60	
					50	
					40	
I _{CC6(AV)}	Average supply current from V _{CC} CS before RAS refresh mode (Note 3)	M5M41002A-8 M5M41002A-10 M5M41002A-12 CS before RAS refresh cycling t _{RC} = min, output open			70	mA
					60	
					50	
					40	
I _{CC7(AV)}	Average supply current from V _{CC} , Static Column mode (Note 3, 4)	M5M41002A-8 M5M41002A-10 M5M41002A-12 RAS = V _{IL} , Column address cycling t _{WSC} , t _{RSC} = min, output open			60	mA
					50	
					40	
					30	

Note 2 Current flowing into an IC is positive, out is negative

3 I_{CC1(AV)}, I_{CC3(AV)}, I_{CC6(AV)} and I_{CC7(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate

4 I_{CC1(AV)} and I_{CC7(AV)} are dependent on output loading. Specified values are obtained with the output open

CAPACITANCE (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs (Note 4)	V _I = V _{SS} f = 1MHz V _I = 25mVrms			5	pF
C _{I(D)}	Input capacitance, data input				5	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, RAS input				7	pF
C _{I(CS)}	Input capacitance, CS input				7	pF
C _O	Output capacitance				7	pF

Note 4: C_{I(A)} of ZIP is 6pF (max).

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from $\overline{CS}$ (Note 6, 7)		20		25		30	ns
t _{RAC}	Access time from $\overline{RAS}$ (Note 6, 8)		80		100		120	ns
t _{CAA}	Column Address access time (Note 6, 9)		40		50		60	ns
t _{PWA}	Access time from previous $\overline{W}$ low (Note 6)		70		85		105	ns
t _{WRA}	Access time from $\overline{W}$ high (Note 6)		40		50		60	ns
t _{CLZ}	Output low impedance time from $\overline{CS}$ low (Note 6)	5		5		5		ns
t _{OFF}	Output disable time after $\overline{CS}$ high (Note 10)	0	20	0	25	0	30	ns

Note 5: An initial pause of 500 μ s is required after power-up followed by any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CS}$ cycles before proper device operation is achieved.

Note that $\overline{RAS}$ may be cycled during the initial pause. And any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CS}$ cycles are required after prolonged periods of $\overline{RAS}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCD} \geq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$.

8: Assume that $t_{RCD} \leq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than $t_{RCD(max)}$ or $t_{RAD(max)}$ then t_{RAC} will increase by the amount that t_{RCD} or t_{RAD} exceeds $t_{RCD(max)}$ or $t_{RAD(max)}$.

9: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$ and $t_{RCD} \geq t_{RCD(max)}$.

10: $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 10\mu\text{A}$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Static Column Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted, See notes 11, 12)

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time		8		8		8	ms
t _{RP}	RAS high pulse width	70		80		90		ns
t _{RCD}	Delay time, RAS low to CS low (Note 13)	25	60	25	75	25	90	ns
t _{CRP}	Delay time, CS high to RAS low (Note 14)	10		10		10		ns
t _{CPN}	CAS high pulse width (Note 15)	35		35		35		ns
t _{RAD}	Column address delay time from RAS low (Note 16)	20	40	20	50	20	60	ns
t _{ASR}	Row address setup time before RAS low	0		0		0		ns
t _{ASC}	Column address setup time before CS low or W low	0		0		0		ns
t _{RAH}	Row address hold time after RAS low	15		15		15		ns
t _{CAH}	Column address hold time after CS low or W low	20		20		20		ns
t _T	Transition time (Note 17)	3	50	3	50	3	50	ns

Note 11: The timing requirements are assumed $t_T = 5\text{ns}$.

12: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

13: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is $t_{RCD} + t_{CAC}$. $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$.

14: t_{CRP} requirement is applicable for all $\overline{RAS}/\overline{CS}$ cycles.

15: $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$ except for t_{CP} of static column mode cycle.

16: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.

17: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

MITSUBISHI LSI's
M5M41002AP, J, L-8, -10, -12

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	160		190		220		ns
t _{RAS}	RAS low pulse width	80	10000	100	10000	120	10000	ns
t _{CS}	CS low pulse width	20	10000	25	10000	30	10000	ns
t _{CSH}	CS hold time after RAS low	80		100		120		ns
t _{RSH}	RAS hold time after CS low	20		25		30		ns
t _{RCS}	Read setup time before CS low	0		0		0		ns
t _{RCH}	Read hold time after CS high (Note 18)	10		10		10		ns
t _{RRH}	Read hold time after RAS high (Note 18)	10		10		10		ns
t _{RAL}	Column address to RAS setup time	40		50		60		ns
t _{AH}	Column address hold time after RAS high	10		10		15		ns
t _{RPC}	Precharge to CS active time	0		0		0		ns

Note 18 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle

Write Cycle

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	160		190		220		ns
t _{RAS}	RAS low pulse width	80	10000	100	10000	120	10000	ns
t _{CS}	CS low pulse width	20	10000	25	10000	30	10000	ns
t _{CSH}	CS hold time after RAS low	80		100		120		ns
t _{RSH}	RAS hold time after CS low	20		25		30		ns
t _{WCS}	Write setup time before CS low (Note 21)	0		0		0		ns
t _{WCH}	Write hold time after CS low	15		20		25		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after CS low	15		20		25		ns

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read-write cycle time (Note 19)	185		220		255		ns
t _{RMWC}	Read-Modify-Write cycle time (Note 20)	185		220		255		ns
t _{RAS}	RAS low pulse width	105	10000	130	10000	155	10000	ns
t _{CS}	CS low pulse width	45	10000	55	10000	65	10000	ns
t _{CSH}	CS hold time after RAS low	105		130		155		ns
t _{RSH}	RAS hold time after CS low	45		55		65		ns
t _{RCS}	Read setup time before CS low	0		0		0		ns
t _{CWD}	Delay time, CS low to write low (Note 21)	20		25		30		ns
t _{RWD}	Delay time, RAS low to write low (Note 21)	80		100		120		ns
t _{CWL}	CS hold time after write low	20		25		30		ns
t _{RWL}	RAS hold time after write low	20		25		30		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after write low	15		20		25		ns
t _{AWD}	Delay time, address to write low (Note 21)	40		50		60		ns
t _{WOH}	Output hold time from write low	15		20		25		ns

Note 19 t_{RWC} is specified as $t_{RWC(min)} = t_{ACD(max)} + t_{CWD(min)} + t_{RWL(min)} + t_{RP(min)} + 3t_r$.

20 t_{RMWC} is specified as $t_{RMWC(min)} = t_{RAC(max)} + t_{RWL(min)} + t_{RP(min)} + 3t_r$.

21 t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} do not define the limits of operation, but are included as electrical characteristics only.

When $t_{WCS} \geq t_{WCS(min)}$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{RWD} \geq t_{RWD(min)}$, $t_{CWD} \geq t_{CWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until $\overline{CS}$ goes back to V_{IH}) is indeterminate.

Static Column Mode Cycle (Read, Early write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{RSC}	SC read cycle time	45		55		65		ns
t _{WSC}	SC write cycle time	45		55		65		ns
t _{RWSC}	SC R/W, R/M/W, cycle time	70		90		105		ns
t _{RAS}	RAS low pulse width	125	100000	155	100000	185	100000	ns
t _{CS}	CS low pulse width	20	10000	25	10000	30	10000	ns
t _{CP}	CS high pulse width	10		10		15		ns
t _{RSW}	Delay time, RAS to 2nd Write low	90		110		135		ns
t _{WI}	Write invalid time	10		10		15		ns
t _{PWH}	Column address hold time to previous W low	70		85		105		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{AOH}	Data hold time from address change	10		10		10		ns
t _{WAD}	Delay time write to address change (Note 22)	20	30	25	35	30	45	ns

Note 22 $t_{WAD(max)}$ is specified as a reference point only. If $t_{WAD} \geq t_{WAD(max)}$, access time is assumed by t_{CAA} .

$\overline{CS}$ before $\overline{RAS}$ Refresh Cycle (Note 23)


Symbol	Parameter	Limits						Unit
		M5M41002A-8		M5M41002A-10		M5M41002A-12		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	$\overline{CS}$ setup time for $\overline{CS}$ before $\overline{RAS}$ refresh	10		10		10		ns
t _{CHR}	$\overline{CS}$ hold time for $\overline{CS}$ before $\overline{RAS}$ refresh	15		20		25		ns
t _{RPC}	Precharge to $\overline{CS}$ active time	0		0		0		ns

Note 23 Eight or more $\overline{CS}$ before $\overline{RAS}$ cycles are necessary for proper operation of $\overline{CS}$ before $\overline{RAS}$ refresh mode.

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Timing Diagrams (Note 24)

Read Cycle




Note 24



Indicates the don't care input.


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Write Cycle (Early write)



STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM


Read-Write, Read-Modify-Write Cycle



MITSUBISHI LSI's
M5M41002AP, J, L-8, -10, -12


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

$\overline{\text{RAS}}$ only Refresh Cycle (Note 25)



Note 25 $\overline{W}$, D = don't care, A_9 may be V_{IH} or V_{IL}


$\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Refresh Cycle (Note 26)



Note 26 $\overline{W}$, D = don't care


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Hidden Refresh Cycle




STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Read Cycle



STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Early Write Cycle



STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Read-Write, Read-Modify-Write Cycle

