# 128K x 8 Bit High-Speed CMOS Static RAM

## **FEATURES**

- · Fast Access Time 12, 15, 20ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 25mA(Max.)

(CMOS): 8mA(Max.)
Operating KM681002A - 12:170mA(Max.)

Coperating KM681002A - 12 : 170mA(Max.) KM681002A - 15 : 165mA(Max.)

KM681002A - 20: 160mA(Max.)

- · Single 5.0V±10% Power Supply
- TTL Compatible inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM681002AJ: 32-SOJ-400 KM681002AT: 32-TSOP2-400F


#### **GENERAL DESCRIPTION**

The KM681002A is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681002A uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681002A is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

#### ORDERING INFORMATION

KM681002A -12/15/20	Commercial Temp.
KM681002AI -12/15/20	Industrial Temp.


## PIN CONFIGURATION (Top View)



#### **PIN FUNCTION**

Pin Name	Pin Function
Ao - A16	Address inputs
WE	Write Enable
<u>cs</u>	Chip Select
ŌĒ	Output Enable
1/01 ~ 1/08	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground

# **FUNCTIONAL BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS\***

Param	eter	Symbol	Rating	Unit
Voltage on Any Pin Relati	ve to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Re	elative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc + 0.5**	٧
Input Low Voltage	Vil	-0.5*	-	8.0	٧

NOTE: The above parameters are also guaranteed at industrial temperature range.

• Viu(Min) = -2.0V a.c(Pulse Width≤10ns) for 1≤20mA

\*\* VH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA

# DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	Vin=Vss to Vcc	Vin=Vss to Vcc			
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc	-2	2	μА	
Operating Current	lcc	Min. Cycle, 100% Duty	12ns	-	170	mA
		CS=Vil, Vin=ViH or Vil,	15ns	-	165	
		IOUI-UIIA	20ns	-	160	
Standby Current	Isa	Min. Cycle, CS=Viн		-	25	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V	-	8	mA	
Output Low Voltage Level	Vol	loL=8mA	-	0.4	٧	
Output High Voltage Level	Vон	IOH=-4mA		2.4	-	٧
	Von1*	lон1=-0.1mA	-	3.95	V	

NOTE: The above parameters are also guaranteed at industrial temperature range.

\* Vcc=5.0V, Temp.=25°C

# CAPACITANCE\*(Ta=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ctro	Vvo=0V	-	8	pF
Input Capacitance	Cin	Vin=0V	-	6	pF

<sup>\*</sup> NOTE: Capacitance is sampled and not 100% tested.




# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

# **TEST CONDITIONS**

Output Loads	See below
Input and Output timing Reference Levels	1.5V
Input Rise and Fall Times	3ns
Input Pulse Levels	OV to 3V
Parameter	Value

NOTE: The above test conditions are also applied at industrial temperature range.



\* Including Scope and Jig Capacitance

## **READ CYCLE**

	Symbol	KM681002A-12		KM681002A-15		KM681002A-20		
Parameter		Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	12	-	15	-	20	-	ns
Address Access Time	taa		12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	tos	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tız	3	-	3	-	3	•	ns
Output Enable to Low-Z Output	touz	0	-	0		0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	9	ns
Output Hold from Address Change	toн	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	teu	0	*	0	-	0	-	ns
Chip Selection to Power DownTime	teo	*	12	-	15	-	20	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.


#### WRITE CYCLE

		KM681002A-12		KM881002A-15		KM681002A-20		1
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12		15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twp1	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0		0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	6	-	7	-	9	-	ns
Data Hold from Write Time	toH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3		3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

#### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=Vit, WE=VIH)




# TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)




#### NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. this and tous are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Von or Vol. levels.
- 4. At any given temperature and voltage condition, trz(Max.) is less than trz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=Vii.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


## TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



# TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



# TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.

  2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low A write ends at the earliest transition CS going high or WE going high, two is measured from the beginning of write to the end of
- 3. tow is measured from the later of CS going low to end of write.
- 4, tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

# **FUNCTIONAL DESCRIPTION**

Č\$	WE	Œ	Mode	VO Pin	Supply Gurrent
Н	X	Х*	Not Select	High-Z	ISB, ISB1
L	. н	Н	Output Disable	High-Z	lcc
L	н	L	Read	Dout	lcc
L	L	X	Write	Din	Icc

<sup>\*</sup> NOTE: X means Don't Care.

