# HIGH-SPEED 3.3V 128K x9/x8 SYNCHRONOUS PIPELINED ™ DUAL-PORT STATIC RAM




# **Features:**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 6/7.5/9/12ns (max.)
  - Industrial: 9ns (max.)
- Low-power operation
  - IDT70V9199/099L
    Active: 500mW (typ.)
    - Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Dual chip enables allow for depth expansion without additional logic

- Counter enable and reset features
- \* Full synchronous operation on both ports
  - 3.5ns setup to clock and Ons hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 6.5ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 10ns cycle time, 100MHz operation in Pipelined output mode
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- \* Available in a 100-pin Thin Quad Flatpack (TQFP)

# **Functional Block Diagram**



#### **NOTE:** 1 1/00x - 1/07x for

1. I/Oox - I/O7x for IDT70V9099.

# **APRIL 2003**


High-Speed 3.3V 128K x9/x8 Dual-Port Synchronous Pipelined Static RAM

Industrial and Commercial Temperature Ranges

#### **Description:**


The IDT70V9199/099 is a high-speed128K x9/x8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V9199/099 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power.

# **Pin Configuration**<sup>(1,2,3)</sup>



- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

# **Pin Configuration**<sup>(1,2,3)</sup>(con't.)



- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

High-Speed 3.3V 128K x9/x8 Dual-Port Synchronous Pipelined Static RAM

Industrial and Commercial Temperature Ranges

## **Pin Names**

Left Port	Right Port	Names			
CEOL, CE1L	CEOR, CE1R	Chip Enables			
R/WL	R/WR Read/Write Enable				
ŌĒL	ŌĒR	Output Enable			
A0L - A16L	A0R - A16R	Address			
I/O0L - I/O8L <sup>(1)</sup>	I/Oor - I/O8r <sup>(1)</sup>	Data Input/Output			
CLKL	CLKR	Clock			
ADSL	ADSR	Address Strobe Enable			
CNTENL	<b>CNTEN</b> R	Counter Enable			
CNTRSTL	<b>CNTRST</b> R	Counter Reset			
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline			
V	DD	Power (3.3V)			
V	SS	Ground (0V)			

NOTE: 1. I/Oox - I/O7x for IDT70V9099.

4859 tbl 01

# Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

ŌĒ	CLK	<b>CE</b> 0	CE1	R/W	I/O0-8 <sup>(4)</sup>	MODE
Х	Ŷ	Н	Х	Х	High-Z	Deselected-Power Down
Х	Ŷ	Х	L	Х	High-Z	Deselected-Power Down
Х	Ŷ	L	Н	L	DATAIN	Write
L	Ŷ	L	Н	Н	DATAOUT	Read
Н	Х	L	Н	Х	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{CNTRST} = X$ .

3.  $\overline{OE}$  is an asynchronous input signal.

4. I/Oo - I/O7 for IDT70V9099.

# Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	ADS		CNTRST	I/O <sup>(3)</sup>	MODE
Х	Х	0	Ŷ	Х	х	L <sup>(4)</sup>	Di/o <b>(0)</b>	Counter Reset to Address 0
An	Х	An	Ŷ	L <sup>(4)</sup>	Х	Н	Di/o(n)	External Address Loaded into Counter
An	Ар	Ар	Ŷ	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	$\uparrow$	Н	L <sup>(5)</sup>	Н	D⊮o(p+1)	Counter Enabled—Internal Address generation

#### NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2.  $\overline{CE}_0$  and  $\overline{OE}$  = VIL; CE1 and R/W = VIH.

3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. ADS and CNTRST are independent of all other signals including CEo and CE1.

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CEo and CE1.

4859 tbl 02

4859 tbl 03

Industrial and Commercial Temperature Ranges

4859 tbl 05

4859 tbl 08

# **Recommended Operating Temperature and Supply Voltage**<sup>(1)</sup>

Grade	Ambient Temperature <sup>(2)</sup>	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

# **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
Vih	Input High Voltage	2.0	_	VDD+0.3V <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3(1)		0.8	V

#### NOTES:

4859 tbl 04

1. VIL  $\geq$  -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDD +0.3V.

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
ИГЛ	Junction Temperature	+150	°C
lout	DC Output Current	50	mA
		-	4859 tbl 06

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vbb +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vbb + 0.3V.

3. Ambient Temperature Under DC Bias. No AC Conditions. Chip deselect.

# Capacitance<sup>(1)</sup>

#### (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Мах.	Unit
Cin	Input Capacitance	ViN = 3dV	9	pF
Cout <sup>(3)</sup>	Output Capacitance	Vout = 3dV	10	pF
				4859 tbl 07

#### NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

		70V9199/099L		99/099L	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LL	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.6V, V_{IN} = 0V$ to $V_{DD}$	-	5	μA
Ilo	Output Leakage Current	$\overline{CE}$ = VIH or CE1 = VIL, VOUT = 0V to VDD		5	μA
Vol	Output Low Voltage	IoL = +4mA		0.4	V
Vон	Output High Voltage	IoH = -4mA	2.4	-	V

NOTE:

1. At VDD  $\leq$  2.0V input leakages are undefined.

# DC Electrical Characteristics Over the Operating Temperature Supply Voltage $Range^{(3)}$ (VDD = 3.3V ± 0.3V)

					9/099L6 Only		9/099L7 I Only		9/099L9   & Ind		9/099L12 I Only		
Symbol	Parameter	Test Condition	Version	ı	Typ. <sup>(4)</sup>	Мах.	Тур. <sup>(4)</sup>	Мах.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
IDD	Dynamic Operating	CEL and CER= VIL,	COM'L	L	220	280	200	250	175	230	150	200	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	L	_			_	180	240	_	_	
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$	COM'L	L	60	85	50	75	40	65	30	50	mA
	Level Inputs)	$f = fMAX^{(1)}$	IND	L	l		—		50	70		I	
ISB2	Standby	urrent (One CE"B" = VIH <sup>(5)</sup> ort - TTL Active Port Outputs Disabled,	COM'L	L	145	185	130	165	110	145	95	130	mA
	Port - TTL Level Inputs)		IND	L			_	_	110	155	_		
ISB3	Full Standby	Both Ports CEL and	COM'L	L	0.4	2	0.4	2	0.4	2	0.4	2	mA
	Current (Both Ports - CMOS Level Inputs)	$\dot{C}MOS$ VIN $\geq$ VDD - 0.2V or	IND	L			_	_	0.4	2	—		
ISB4	Full Standby	$\overline{CE}^*A^* \leq 0.2V$ and	COM'L	L	145	180	130	160	100	140	90	125	mA
	Port - CMOS Level Inputs)			L				_	100	155			

NOTES:

4859 tbl 09

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4.  $\underline{VDD} = 3.3V$ , TA =  $\underline{25^{\circ}C}$  for Typ, and are not production tested. IDD DC(f=0) = 90mA (Typ).

5.  $\overline{CEx} = VIL \text{ means } \overline{CEox} = VIL \text{ and } CE1x = VIH$ 

 $\overline{CE}x = VIH$  means  $\overline{CE}ox = VIH$  or CE1x = VIL

 $\overline{CEx} \le 0.2V$  means  $\overline{CEox} \le 0.2V$  and  $CE_{1X} \ge V_{DD} - 0.2V$ 

 $\overline{CEx} \ge VDD - 0.2V$  means  $\overline{CEox} \ge VDD - 0.2V$  or  $CE1x \le 0.2V$ 

"X" represents "L" for left port or "R" for right port.


High-Speed 3.3V 128K x9/x8 Dual-Port Synchronous Pipelined Static RAM


Industrial and Commercial Temperature Ranges


# **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2, and 3

4859 tbl 10










Figure 3. Typical Output Derating (Lumped Capacitive Load).

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(3)</sup> (VDD = $3.3V \pm 0.3V$ , TA = 0°C to +70°C)

		70V919 Com	99/099L6 1 Only	70V9199/099L7 Com'l Only		70V9199/099L9 Com'l & Ind		70V9199/099L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19		22		25		30	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10		12		15		20		ns
tCH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5		7.5		12		12		ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5		7.5		12		12		ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	4		5		6		8		ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	4		5		6		8	_	ns
tR	Clock Rise Time	—	3		3		3		3	ns
tF	Clock Fall Time		3		3		3	_	3	ns
tsa	Address Setup Time	3.5		4		4		4	_	ns
tha	Address Hold Time	0	_	0		1		1	_	ns
tsc	Chip Enable Setup Time	3.5	_	4		4		4	_	ns
thc	Chip Enable Hold Time	0	_	0		1	_	1	_	ns
tsw	R/W Setup Time	3.5	_	4		4	_	4	-	ns
thw	R/W Hold Time	0		0		1		1	_	ns
tsd	Input Data Setup Time	3.5	-	4		4		4	_	ns
thd	Input Data Hold Time	0	_	0		1	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4		4		4	_	ns
thad	ADS Hold Time	0		0		1		1	_	ns
tscn	CNTEN Setup Time	3.5		4		4		4		ns
thcn	CNTEN Hold Time	0		0		1		1		ns
tsrs⊤	CNTRST Setup Time	3.5		4		4		4		ns
thrst	CNTRST Hold Time	0		0		1		1		ns
toe	Output Enable to Data Valid		6.5		7.5	_	9		12	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2		2		2		2		ns
tонz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>		15		18	_	20		25	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	—	6.5		7.5		9		12	ns
tDC	Data Output Hold After Clock High	2		2		2		2		ns
tскнz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2		2		2		2		ns
Port-to-Port D	elay	•	-	•	-	-	•	-	-	-
tcwdd	Write Port Clock High to Read Data Delay	—	24		28		35		40	ns
tccs	Clock-to-Clock Setup Time		8		10		15		15	ns

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed characterization, but is not production tested.


by device

2. The Pipelined output parameters (tcvc2, tcb2) apply to either or both the Left and Right ports when FT/PIPE = VH. Flow-through parameters (tcvc1, tcb1) apply


when  $\overline{FT}/PIPE = VIL$  for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output  $(\overline{FT}/PIPE"x" = VIL)^{(3,6)}$ 









- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. ADS = VIL, CNTEN and CNTRST = VIH.
- 4. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$  or  $CE_1 = V_{IL}$  following the next rising edge of the clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
- are for reference use only.'X' here denotes Left or Right port. The diagram is with respect to that port.

# Timing Waveform of a Bank Select Pipelined Read<sup>(1,2)</sup>




**Timing Waveform with Port-to-Port Flow-Through Read**<sup>(4,5,7)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9199/099 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{\text{OE}}$  and  $\overline{\text{ADS}}$  = VIL; CE1(B1), CE1(B2), R/W,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{CNTRST}}$  = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$  and  $\overline{ADS} = VIL$ ; CE1,  $\overline{CNTEN}$ , and  $\overline{CNTRST} = VIH$ .
- 5.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpb.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

# Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>




Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = VIL$ )<sup>(3)</sup>




Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{\text{OE}}$  Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. CEo and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

# Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>



Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




#### NOTES:


1.  $\overline{CE}_0$  and  $\overline{OE}$  = VIL; CE1, R/W, and  $\overline{CNTRST}$  = VIH.

2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data output remains constant for subsequent clocks.

# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



# Timing Waveform of Counter Reset (Pipelined Outputs)<sup>(2)</sup>



- 1.  $\overline{CE}_0$  and  $R/\overline{W} = V_{IL}$ ; CE1 and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0 = VIL; CE_1 = VIH.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
  Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

High-Speed 3.3V 128K x9/x8 Dual-Port Synchronous Pipelined Static RAM

## **Functional Description**

The IDT70V9199/099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{CE}_0 = VIL$  and  $CE_1 = VIH$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9199/099's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{CE}_0 = VIH$  or  $CE_1 = VIL$  to re-activate the outputs.


# **Depth and Width Expansion**

The IDT70V9199/099 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9199/099 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 18/16-bit or wider applications.



# **Ordering Information**



#### NOTE:

# IDT Clock Solution for IDT70V9199/099 Dual-Port

	Dual-Port I/O	Specitications		Dual-Port Clock S	IDT	IDT Non-PLL Clock Devices		
IDT Dual-Port Part Number	Voltage I/O		Input Capacitance	Input Duty Cycle Frequer Requirement				Jitter Tolerance
70V9199/099	3.3	LVTTL	9pF	40%	100	150ps	IDT2305 IDT2308 IDT2309	FCT3805 FCT3805D/E FCT3807 FCT3807D/E

4859 tbl12

<sup>1.</sup> Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

Industrial and Commercial Temperature Ranges

# **Datasheet Document History**

9/30/99:	Initial Public Release
11/12/99:	Replaced IDT logo
01/10/01:	Page 3 Changed information in Truth Table II
	Page 4 Increased storage temperature parameters
	Clarified TA parameter
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"
	Changed ±200mV to 0mV in notes
	Removed Preliminary status
04/09/03:	Consolidate multiple devices into one datasheet
	Changed naming conventions from Vcc to Vpp and from GND to Vss
	Page 2 & 3 Added date revision to pin configurations
	Page 5 Added junction temperature to Absolute Maximum Ratings Table
	Added Ambient Temperature footnote
	Page 1, 6 & 16 Added 6ns speed grade
	Page 6 Added updated DC power numbers to the DC Electrical Characteristics Table
	Page 8 Added 6ns speed AC timing numbers and changed toE to be equal to tcD2 in the AC Electrical Characteristics Table
	Page 16 Added IDT Clock Solution Table



**CORPORATE HEADQUARTERS** 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.