

M5M5255BP, FP, KP-70, -85, -10, -12, -70L, -85L, -10L, -12L, -70LL, -85LL, -10LL, -12LL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION


The M5M5255BP, FP, KP is a 262144-bit CMOS static RAM organized as 32768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM.

The M5M5255BP, FP, KP provides two chip select input (S_1 , S_2). It is ideal for battery back up application.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255BP, FP, KP-70	70ns		
M5M5255BP, FP, KP-85	85ns		
M5M5255BP, FP, KP-10	100ns		
M5M5255BP, FP, KP-12	120ns		
M5M5255BP, FP, KP-70L	70ns		
M5M5255BP, FP, KP-85L	85ns		
M5M5255BP, FP, KP-10L	100ns		
M5M5255BP, FP, KP-12L	120ns		
M5M5255BP, FP, KP-70LL	70ns		
M5M5255BP, FP, KP-85LL	85ns		
M5M5255BP, FP, KP-10LL	100ns		
M5M5255BP, FP, KP-12LL	120ns		
		70mA	2mA
			100 μ A ($V_{cc} = 5.5V$)
			50 μ A ($V_{cc} = 3.0V$)
			20 μ A ($V_{cc} = 5.5V$)
			10 μ A ($V_{cc} = 3.0V$)

- Single + 5V power supply
- No clocks, no refresh
- Data-hold on + 2V power supply
- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by S_1 , S_2
- Common data I/O


PIN CONFIGURATION (TOP VIEW)

● Package

M5M5255BP 28pin 600mil DIP
M5M5255BKP 28pin 300mil DIP
M5M5255BFP 28pin small outline package(SOP)

APPLICATION

Small capacity memory units

BLOCK DIAGRAM

M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L,**-10L,-12L,-70LL,-85LL,-10LL,-12LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****FUNCTION**

The operation mode of the M5M5255BP, FP, KP is determined by a combination of the device control inputs \bar{S}_1 , S_2 , and \bar{W} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S}_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S}_1 or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.

A read cycle is executed by setting \bar{W} at a high level while \bar{S}_1 and S_2 are in an active state ($\bar{S}_1 = L$, $S_2 = H$)

When setting \bar{S}_1 at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and

writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S}_1 and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held + 2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}_1	S_2	\bar{W}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
X	L	X	Non selection	High-impedance	Stand-by
L	H	L	Write	Din	Active
L	H	H	Read	Dout	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings		Unit
			Min	Typ	
V _{CC}	Supply voltage		- 0.3	~ 7	V
V _I	Input voltage	With respect to GND	- 0.3	~ V _{CC} + 0.3	V
V _O	Output voltage		0	~ V _{CC}	V
T _{OPR}	Operating temperature	T _a = 25°C	0	~ 70	°C
T _{STG}	Storage temperature		- 65	~ 150	°C

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low input voltage		- 0.3		0.8	V
V _{OH}	High output voltage	I _{OH} = - 1mA	2.4			V
V _{OL}	Low output voltage	I _{OL} = 2mA			0.4	V
I _I	Input leakage current	V _I = 0~V _{CC}			± 1	μA
I _O	Output leakage current	$\bar{S}_1 = V_{IH}$ or $S_2 = V_{IL}$ $V_{I/O} = 0~V_{CC}$			± 1	μA
I _{CC1}	Active supply current(AC MOS level)	$\bar{S}_1 < 0.2$, $S_2 > V_{CC} - 0.2$ output open Other inputs < 0.2 or > V _{CC} - 0.2 Min cycle		30	65	mA
I _{CC2}	Active supply current(AC TTL level)	$\bar{S}_1 = V_{IL}$ or $S_2 = V_{IH}$ output open Other inputs = V _{IL} or V _{IH} Min cycle		35	70	mA
I _{CC3}	Stand by supply current	1). $S_2 \leq 0.2V$, Other inputs = 0~V _{CC}	BP,FP,KP		2	mA
		2). $\bar{S}_1 \geq V_{CC} - 0.2V$, $S_2 \geq V_{CC} - 0.2V$, Other inputs = 0~V _{CC}	BP,FP,KP-L		100	μA
			BP,FP,KP-LL		20	μA
I _{CC4}	Stand by supply current	1). $S_2 = V_{IL}$ 2). $\bar{S}_1 = V_{IH}$, $S_2 = V_{IH}$ Other inputs = 0~V _{CC}			3	mA
C _I	Input capacitance (T _a = 25°C)	V _I = GND, V _I = 25mVrms, f = 1MHz			6	pF
C _O	Output capacitance (T _a = 25°C)	V _O = GND, V _O = 25mVrms, f = 1MHz			8	pF

Note 1. Direction for current flowing into IC is indicated as positive (no mark)

2. Typical value is V_{CC} = 5V, T_a = 25°C



**M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L,
-10L,-12L,-70LL,-85LL,-10LL,-12LL**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)



Read cycle

Symbol	Parameter	Limits												Unit	
		M5M5255-70			M5M5255-85			M5M5255-10			M5M5255-12				
		M5M5255-70L	M5M5255-85L	M5M5255-10L	M5M5255-12L	M5M5255-70LL	M5M5255-85LL	M5M5255-10LL	M5M5255-12LL						
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
tCR	Read cycle time	70			85			100			120			ns	
ta(A)	Address access time			70			85			100			120	ns	
ta(S1)	Chip select 1 access time			70			85			100			120	ns	
ta(S2)	Chip select 2 access time			70			85			100			120	ns	
tdis(S1)	Output disable time after S1 high			30			30			35			40	ns	
tdis(S2)	Output disable time after S2 low			30			30			35			40	ns	
ten(S1)	Output enable time after S1 low	5			10			10			10			ns	
ten(S2)	Output enable time after S2 high	5			10			10			10			ns	
tv(A)	Data valid time after address change	20			20			20			20			ns	



TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Write cycle

Symbol	Parameter	Limits												Unit	
		M5M5255-70			M5M5255-85			M5M5255-10			M5M5255-12				
		M5M5255-70L	M5M5255-85L	M5M5255-10L	M5M5255-12L	M5M5255-70LL	M5M5255-85LL	M5M5255-10LL	M5M5255-12LL						
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
tcw	Write cycle time	70			85			100			120			ns	
tw(W)	Write pulse width	55			60			60			70			ns	
tsu(A)	Address set up time	0			0			0			0			ns	
tsu(A-WH)	Address set up time with respect to W high	65			75			80			85			ns	
tsu(S1)	Chip select set up time	65			75			80			85			ns	
tsu(S2)	Chip select set up time	65			75			80			85			ns	
tsu(D)	Data set up time	30			35			35			40			ns	
th(D)	Data hold time	0			0			0			0			ns	
trec(W)	Write recovery time	0			0			0			0			ns	
tdis(W)	Output disable time after W low			25			30			35			40	ns	
ten(W)	Output enable time after W high	5			5			10			10			ns	

M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L,**-10L,-12L,-70LL,-85LL,-10LL,-12LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****TIMING DIAGRAM****Read cycle****Write cycle (\bar{W} control)**

**M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L,
-10L,-12L,-70LL,-85LL,-10LL,-12LL**
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle ($\overline{S_1}$ control)**Write cycle (S₂ control)**

Note 3 : Test condition

Input pulse levels $V_{IH} = 2.4V$, $V_{IL} = 0.6V$

Input rise and fall time 10ns


Reference levels $V_{OH} = V_{OL} = 1.5V$ Transition is measured $\pm 500mV$ from steady state voltage.(for t_{en} , t_{dis})Output loads Fig. 1, $C_L = 100pF$ (BP, FP, KP-85, -10, -12, -85L, -10L, -12L, -85LL, -10LL, -12LL) $C_L = 30pF$ (BP, FP, KP-70, -70L, -70LL) $C_L = 5pF$ (for t_{en} , t_{dis})

Fig. 1 Output load

Note 4. Hatching indicates the state is don't care.

5. Writing is executed while S_2 high overlaps $\overline{S_1}$ and \overline{W} low.6. If \overline{W} goes low simultaneously with or prior to $\overline{S_1}$ low or S_2 high, the output remains in the high-impedance state.


7. Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L,**-10L,-12L,-70LL,-85LL,-10LL,-12LL****262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM****POWER DOWN CHARACTERISTICS****ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(S1)}	Chip select input S ₁	2.2V ≤ V _{CC(PD)}	2.2			V
		2V ≤ V _{CC(PD)} ≤ 2.2V				
V _{I(S2)}	Chip select input S ₂	4.5V ≤ V _{CC(PD)}			0.8	V
		V _{CC(PD)} < 4.5V			0.2	
I _{CC(PD)}	Power down supply current	V _{CC} =3V, Other inputs=0~3V 1). S ₂ ≤0.2V 2). S ₁ ≥ V _{CC} -0.2V, S ₂ ≥V _{CC} -0.2V	BP, FP, KP		2	mA
			BP, FP, KP-L		50	μA
			BP, FP, KP-LL		10*	μA

* $T_a = 25^\circ\text{C}$, $I_{CC(PD)} = 1 \mu\text{A}$ **TIMING REQUIREMENTS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down setup time		0			ns
t _{rec(PD)}	Power down recovery time			t _{CR}		ns

POWER DOWN CHARACTERISTICS**S₁ control****S₂ control**