

HCS139MS

Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer

September 1995

Features

- 3 Micron Radiation Hardened SOS CMOS
- · Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10¹² RAD (Si)/s
- Dose Rate Upset >10¹⁰ RAD (Si)/s, 20ns Pulse
- · Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- · Input Logic Levels
 - VIL = 30% of VCC Max
 - VIH = 70% of VCC Min
- Input Current Levels Ii ≤ 5μA at VOL, VOH

Description

The Harris HCS139MS is a Radiation Hardened 2-to-4 line Decoder/Demultiplexer with an active low enable (\overline{E}) . Data on the select inputs (A0, A1) cause one of the four normally high outputs to go to a low logic level. The Demultiplexing function is performed by using the enable input as the data input.


If the enable input is high all four outputs remain high. For demultiplexer operation the enable input is the data input. The enable input also functions as a chip select when these devices are cascaded.

The HCS139MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The HCS139MS is supplied in a 16 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

Pinouts

16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T16, LEAD FINISH C TOP VIEW



16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP4-F16, LEAD FINISH C TOP VIEW




Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS139DMSR	-55°C to +125°C	Harris Class S Equivalent	16 Lead SBDIP
HCS139KMSR	-55°C to +125°C	Harris Class S Equivalent	16 Lead Ceramic Flatpack
HCS139D/Sample	+25°C	Sample	16 Lead SBDIP
HCS139K/Sample	+25°C	Sample	16 Lead Ceramic Flatpack
HCS139HMSR	+25°C	Die	Die

HCS139MS

Functional Diagram



TRUTH TABLE

INPUTS ENABLE SELECT			OUTPUTS			
Ē	A 1	A0	<u> 73</u>	<u>¥2</u>	<u>¥1</u>	₹0
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1
1	Х	Х	1	1	1	1

Logic 1 = High Logic 0 = Low X = Immaterial

Absolute Maximum Ratings

Reliability Information

Thermal Resistance SBDIP Package	θ _{JA} 73°C/W	θ _{JC} 24°C/W
Ceramic Flatpack Package	114°C/W	29°C/W
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.44W
If device power exceeds package dissipation	capability, p	rovide heat
sinking or derate linearly at the following rate		
SBDIP Package	1	3.7mW/°C
Ceramic Flatnack Package		8.8mW/0C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage (VCC)+4.5V to +5.5V	Input Low Voltage (VIL)VCC to 70% of VCC
Operating Temperature Range (T _A)55°C to +125°C	Input High Voltage (VIH)
Input Rise and Fall Times at VCC = 4.5V (TR, TF)100ns Max	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	40	μΑ
		VIIV = VOO OF GIVD	2, 3	+125°C, -55°C	1	750	μΑ
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V,	1	+25°C	7.2	-	mA
Commy		(Note 2)	2, 3	+125°C, -55°C	6.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIH = 4.5V, VOUT = VCC -0.4V.	1	+25°C	-7.2	-	mA
(Source)		VIL = 0V, (Note 2)	2, 3	+125°C, -55°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL =1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	٧
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	٧
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL =1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	٧
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	٧
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μΑ
- Carloni		GIND	2, 3	+125°C, -55°C	·	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 3)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

NOTES:

- 1. All voltages reference to device GND.
- 2. Force/Measure functions may be interchanged.
- 3. For functional tests VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 1, 2)	GROUP A SUB-		LIMITS		
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Propagation Delay A0, A1 to Output	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	24	ns
AO, AT to Output		10, 11	+125°C, -55°C	2	27	ns	
Propagation Delay Enable to Output	TPHL, TPLH	VCC = 4.5V	9	+25°C	2	24	ns
Enable to Output		10, 11	+125°C, -55°C	2	27	ns	

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, VIH = 5.0V, VIL = 0V, f = 1MHz	1	+25°C		75	pF
Dissipation		VIL - 0V, I - 11VII 12	1	+125°C, -55°C	-	156	pF
Input Capacitance	CIN	VCC = 5.0V, VIH = 5.0V, VIL = 0V, f = 1MHz	1	+25°C	-	10	pF
	VIL = UV, T = IMI		1	+125°C, -55°C	-	10	pF
Output Transition Time	TTHL TTLH	VCC = 4.5V, VIH = 4.5V, VIL = 0V,	1	+25°C	1	15	ns
Time		VIL = UV,	1	+125°C, -55°C	1	22	ns

NOTE:

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

	(NOTES 1, 2)			200K LIM		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Supply Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.75	mA
Output Current (Sink)	IOL	VCC = 4.5V, VOUT = 0.4V	+25°C	6.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VOUT = VCC -0.4V	+25°C	-6.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, IOL = 50μA	+25°C	-	0.1	٧
		VCC = 5.5V, VIH = 3.85V, VIL = 1.65V, IOL = 50μA	+25°C	-	0.1	٧
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15, VIL = 1.35V, IOH = -50μA	+25°C	VCC -0.1	-	٧
		VCC = 5.5V, VIH = 3.85, VIL = 1.65V, IOH = -50μA	+25°C	VCC -0.1	-	٧

^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

		(NOTES 1, 2)		200K RAD LIMITS		
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	MAX	UNITS
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 3.15V, VIL = 1.35V, (Note 3)	+25°C	-	-	-
Propagation Delay A0, A1 to Output	TPHL, TPLH	VCC = 4.5V	+25°C	2	27	ns
Propagation Delay Enable to Output	TPHL, TPLH	VCC = 4.5V	+25°C	2	27	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC
- 3. For functional tests VO ≥ 4.0V is recognized as a logic "1", and VO ≤ 0.5V is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	12μΑ
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Prebu	Initial Test (Preburn-In)		1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test 1 (Pos	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
Interim Test 11 (Po	stburn-In)	100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test 111 (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H, IOZL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE:

1. Alternate Group A testing in accordance with Method 5005 of Mil-Std-883 may be exercised.

TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE	CONFORMANCE		ST	READ AND RECORD		
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD	
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)	

NOTE:

1. Except FN test which will be performed 100% go/no-go.

TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR			
OPEN	GROUND	1/2 VCC = 3V \pm 0.5V	VCC = 6V ± 0.5V	50kHz	25kHz		
STATIC I BURN-IN TEST CONNECTIONS (Note1)							
4 -7, 9 - 12	1 - 3, 8, 13 - 15	-	16	-	-		
STATIC II BURN-IN CONNECTIONS (Note1)							
4 - 7, 9 - 12	8	-	1 - 3, 13 - 16	-	-		
DYNAMIC BURN-IN CONNECTIONS (Note2)							
-	1, 8, 15	4 - 7, 9 - 12	16	2, 14	3, 13		

NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K0 \pm 5% for static burn-in
- 2. Each pin except VCC and GND will have a resistor of $680\Omega\pm5\%$ for dynamic burn-in

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V ± 0.5V	
4 - 7, 9 - 12	8	1 - 3, 13 - 16	

NOTE: Each pin except VCC and GND will have a resistor of $47 \text{K}\Omega \pm 5\%$ for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

HCS139MS

Harris Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1) 100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min.,

+125°C min., Method 1015 100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009


Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - · Cover Sheet (Harris Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Harris Part Number, Lot Number, Quantity).
 - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test
 equipment, etc. Radiation Read and Record data on file at Harris.
 - · X-Ray report and film. Includes penetrometer measurements.
 - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - · Lot Serial Number Sheet (Good units serial number and lot number).
 - · Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

Propagation Delay Timing Diagram




Transition Timing Diagram



VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	٧
VIH	4.50	٧
VS	2.25	٧
VIL	0	٧
GND	0	٧

Propagation Delay Load Circuit



Die Characteristics

DIE DIMENSIONS:

106 mils x 108 mils x 19 mils 1 mils

METALLIZATION:

Type: SiAl

Metal Thickness: 11kÅ ± 1kÅ

GLASSIVATION:

Type: SiO_2 Thickness: $13k\mathring{A} \pm 2.6k\mathring{A}$

WORST CASE CURRENT DENSITY:

<2.0 x 10⁵A/cm²

BOND PAD SIZE:

100μm x 100μm 4 mils x 4 mils

Metallization Mask Layout

HCS139MS (2)1A0(14) 2A0 1A1 (3) (13) 2A1 1Y0 (4) (12) 2Y0 1Y1 (5) (11) 2Y1 1Y2 (6) (10) 2Y2 GND (8) 1Y3 (7) 2Y3 (9)

NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS139 is TA14309A.