

# 64K (8K x 8) Low-Voltage CMOS EPROM

#### **FEATURES**

- . Wide voltage range 3.0V to 5.5V
- · High speed performance
  - 200 ns access time available at 3.0V
- CMOS Technology for low power consumption
  - 8 mA active current at 3.0V
  - 20 mA active current at 5.5V
  - 100 µA standby current
- · Factory programming available
- · Auto-insertion-compatible plastic packages
- · Auto ID aids automated programming
- · Separate chip enable and output enable controls
- · High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
  - 28-pin Dual-in-line package
  - 32-pin Chip carrier (leadless or plastic)
  - 28-pin SOIC package
  - 28-pin TSOP package
  - Tape and reel
- · Available for the following temperature ranges:


- Commercial: 0°C to +70°C - Industrial: -40°C to +85°C

#### DESCRIPTION

The Microchip Technology Inc. 27LV64 is a low-voltage (3.0 volt) CMOS EPROM designed for battery powered applications. The device is organized as 8K x 8 (8K-Byte) non-volatile memory product. The 27LV64 consumes only 8mA maximum of active current during a 3.0 volt read operation therefore improving battery performance. This device is designed for very low voltage applications where conventional 5.0 volt only EPROMs can not be used. Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 200 ns at 3.0V.This device allows system designers the ability to use low voltage non-volatile memory with today's low voltage microprocessors and peripherals in battery powered applications.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC or SOIC packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages.

# **PACKAGE TYPE**



# 1.0 ELECTRICAL CHARACTERISTICS

### 1.1 Maximum Ratings\*

Vcc and input voltages w.r.t. Vss ......-0.6V to + 7.25V

VPP voltage w.r.t. Vss during
programming .....-0.6V to +14V

Voltage on A9 w.r.t. Vss .....-0.6V to +13.5V

Output voltage w.r.t. Vss .....-0.6V to Vcc +1.0V

Storage temperature ....-65°C to +150°C

Ambient temp. with power applied ....-65°C to +125°C

"Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
A0-A12	Address Inputs
ĈĒ	Chip Enable
ŌĒ	Output Enable
PGM	Program Enable
VPP	Programming Voltage
00 - 07	Data Output
Vcc	+5V Or +3V Power Supply
Vss	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

TABLE 1-2: READ OPERATION DC CHARACTERISTICS

			VCC = 3.0V to 5.5V unless otherwise specified  Commercial: Tamb = 0°C to +70°C  Industrial: Tamb = -40°C to +85°C							
Parameter	Part*	Status	Symbol	Min.	Max.	Units	Conditions			
Input Voltages	ali	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	Vcc+1 0.8	>>				
Input Leakage	all		tu	-10	10	μA	VIN = 0 to VCC			
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	>>	IOH = -400 μA IOL = 2.1 mA			
Output Leakage	all	+	llo	-10	10	μА	Vout = 0V to Vcc			
Input Capacitance	all	<del>-</del>	Cin	_	6	pF	VIN = 0V; Tamb = 25°C; f = 1 MHz			
Output Capacitance	all	1	Соит	+	12	pF	Vout = 0V; Tamb = 25°C; f = 1 MHz			
Power Supply Current, Active	C	TTL input	ICC1	_	20 @ 5.0V 8 @ 3.0V 25 @ 5.0V 10 @ 3.0V	mA mA mA mA	$\label{eq:VCC} \begin{array}{l} VCC = 5.5V; \ VPP = VCC \\ f = 1 \ MHz; \\ \overline{OE} = \overline{CE} = VIL; \\ IOUT = 0 \ mA; \\ VIL = -0.1 \ to \ 0.8V; \\ VIH = 2.0 \ to \ VCC; \\ Note \ 1 \end{array}$			
Power Supply Current, Standby	C I all	TTL input TTL input CMOS input	Icc(s)	_	1 @ 3.0V 2@ 3.0V 100 @ 3.0V	mA mA μA	<u>CE</u> = Vcc ± 0.2V			

<sup>\*</sup> Parts: C=Commercial Temperature Range; I=Industrial Temperature Range

Note 1: Typical active current increases .5 mA per MHz up to operating frequency for all temperature ranges.

**READ OPERATION AC CHARACTERISTICS TABLE 1-3:** 

toff

ton

0

0

50

0

0

50

0

0

50

ns

ns

AC Testing Waveform:  $V_{IH} = 2.4V$  and  $V_{IL} = 0.45V$ ;  $V_{OH} = 2.0V$   $V_{OL} = 0.8V$ Output Load: 1 TTL Load + 100 pF 10 ns Input Rise and Fall Times: Ambient Temperature: Commercial: Tamb =  $0^{\circ}$ C to +70 $^{\circ}$ C Tamb =  $-40^{\circ}$ C to  $+85^{\circ}$ C Industrial: 27I V64-20 27LV64-25 27LV64-30 Sym Units Conditions **Parameter** Min. Max. Min. Max. Min. Max. 200 250 300 CE = OE = VIL Address to Output Delay **tACC** ns OE = VIL CE to Output Delay tce 200 250 300 \_ ns OE to Output Delay 100 125 125 CE = VIL **toE** ns


FIGURE 1-1: **READ WAVEFORMS** 

Output Hold from Address CE or

CE or OE to O/P High

OE, whichever goes first

Impedance



- (3) This parameter is sampled and is not 100% tested.

TABLE 1-4: PROGRAMMING DC CHARACTERISTICS

	Ambient Temperature: Tamb = $25^{\circ}$ C $\pm 5^{\circ}$ C VCC = $6.5$ V $\pm 0.25$ V, VPP = VH = $13.0$ V $\pm 0.25$ V									
Parameter	Status	Symbol	Min.	Max.	Units	Conditions				
Input Voltages	Logic"1" Logic"0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V					
Input Leakage		lu	-10	10	μА	Vin = 0V to Vcc				
Output Voltages	Logic"1" Logic"0"	Voh Vol	2.4	0.45	V V	IOH = -400 μA IOL = 2.1 mA				
Vcc Current, program & verify	_	ICC2		20	mA	Note 1				
VPP Current, program	_	IPP2	_	25	mA	Note 1				
A9 Product Identification		Vн	11.5	12.5	V					

Note 1: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.


TABLE 1-5: PROGRAMMING AC CHARACTERISTICS

AC Testing Waveform: VIH±2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V and Program Inhibit Modes  AC Testing Waveform: VIH±2.4V and VIL=0.45V; VOH=2.0V; VOL=0.8V Ambient Temperature: Tamb=25°C ± 5°C VCC= 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V										
Parameter	Symbol	Min.	Max.	Units	Remarks					
Address Set-Up Time		tas	2		μs					
Data Set-Up Time		tos	2	_	μs					
Data Hold Time		tDH	2		μs					
Address Hold Time		tah	0	_	μs					
Float Delay (2)		tor	О	130	ns					
Vcc Set-Up Time		tvcs	2		μs					
Program Pulse Width (1)		tpw	95	105	μs	100 μs typical				
CE Set-Up Time		tces	2		μs					
OE Set-Up Time		toes	2	_	μs					
VPP Set-Up Time		tvps	2		μs					
Data Valid from OE		toe		100	ns					

Note 1: For express algorithm, initial programming width tolerance is 100  $\mu$ s  $\pm 5\%$ .

Note 2: This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

**PROGRAMMING WAVEFORMS (1)** FIGURE 1-2:



- (2) tDF and toE are characteristics of the device but must be accommodated by the programmer.
- (3)  $Vcc = 6.5V \pm 0.25V$ ,  $VPP = VH = 13.0V \pm 0.25V$  for Express algorithm.

**TABLE 1-6:** MODES

Operation Mode	CE	ŌĒ	PGM	VPP	A9	00 - 07
Read	VIL	VIL	ViH	Vcc	Х	Dout
Program	VIL	ViH	ViL	VH	Х	Din
Program Verify	VIL	VIL	ViH	VH	Х	Dout
Program Inhibit	ViH	Х	X	VH	Х	High Z
Standby	ViH	Х	X	Vcc	Х	High Z
Output Disable	VIL	ViH	ViH	Vcc	X	High Z
Identity	VIL	VIL	ViH	Vcc	VH	Identity Code

X = Don't Care

#### 1.2 Read Mode

(See Timing Diagrams and AC Characteristics) Read Mode is accessed when

- a) the CE pin is low to power up (enable) the chip
- the OE pin is low to gate the data to the output pins

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tce). Data is transferred to the output after a delay from the falling edge of OE (toE).

### 1.3 Standby Mode

The standby mode is defined when the  $\overline{CE}$  pin is high (VIH) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100  $\mu$ A.

#### 1.4 Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

. The OE and PGM pins are both high.

### 1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of  $12,000\mu W/cm^2$  for approximately 20 minutes.

#### 1.6 Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- a) Vcc is brought to the proper voltage,
- b) VPP is brought to the proper VH level,
- c) the CE pin is low,
- d) the OE pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable,  $\overrightarrow{OE}$  is high,  $\overrightarrow{CE}$  is low and a low-going pulse on the  $\overrightarrow{PGM}$  line programs that location.

#### 1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low.
- d) the PGM line is high, and
- e) the OE line is low.

#### 1.8 Inhibit

When programming multiple devices in parallel with different data, only  $\overline{CE}$  or  $\overline{PGM}$  need be under separate control to each device. By pulsing the  $\overline{CE}$  or  $\overline{PGM}$  line low on a particular device in conjunction with the  $\overline{PGM}$  or  $\overline{CE}$  line low, that device will be programmed; all other devices with  $\overline{CE}$  or  $\overline{PGM}$  held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on  $\overline{CE}$  or  $\overline{PGM}$ ); and the device is inhibited from programming.


# 1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The  $\overline{CE}$  and  $\overline{OE}$  lines must be at VIL. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

Pin —	Input	Output								
Identity	A0	0 7	O 6	O 5	0 4	O 3	0 2	0	00	H e x
Manufacturer Device Type*	VIL VIH	0	0	1 0	0	1 0	0	0	1 0	29 02

<sup>\*</sup> Code subject to change

FIGURE 1-3: PROGRAMMING EXPRESS ALGORITHM



# 27LV64 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

