

Description

The μ PD434000 is a 524,288-word by 8-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with thin-film transistor (TFT) loads make the μ PD434000 a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of OE and \overline{WE} . Data retention is guaranteed at a power supply voltage as low as 2 volts.

The μ PD434000 is available in standard 32-pin DIP, SOP, and TSOP plastic packaging.

Features


- 524,288-word by 8-bit organization
 - Single +5-volt power supply
 - Fully static operation—no clock or refreshing
 - TTL-compatible inputs and outputs
 - Common I/O using three-state outputs
 - Chip select (\overline{CS}) and output enable (\overline{OE}) inputs for easy application
 - Data retention current of $0.5 \mu\text{A}$ typical
 - Data retention voltage of 2 V minimum
 - Packages: 32-pin plastic DIP, SOP, and TSOP

Pin Identification

Symbol	Function
A ₀ - A ₁₈	Address inputs
I/O ₁ - I/O ₈	Data inputs/outputs
CS	Chip select
OE	Output enable
WE	Write enable
GND	Ground
V _{CC}	+ 5-volt power supply
NC	No connection

Pin Configurations

32-Pin Plastic DIP or SOP



Pin Configurations (cont)

32-Pin Plastic TSOP (Normal Pinouts)

μPD434000	
A ₁₈	10
A ₁₆	2
A ₁₄	3
A ₁₂	4
A ₇	5
A ₆	6
A ₅	7
A ₄	8
A ₃	9
A ₂	10
A ₁	11
A ₀	12
V _{O1}	13
V _{O2}	14
V _{O3}	15
GND	16
	17
	32
	31
	30
	29
	28
	27
	26
	25
	24
	23
	22
	21
	20
	19
	18
	17
	V _{CC}
	A ₁₅
	A ₁₇
	WE
	A ₁₃
	A ₈
	A ₉
	A ₁₁
	OE
	A ₁₀
	CS
	I/O ₈
	I/O ₇
	I/O ₆
	I/O ₅
	I/O ₄

Suffix -7JD in the package identifier denotes normal pinout sequence.

83FM-8618A


32-Pin Plastic TSOP (Reverse Pinouts)

μPD434000	
V _{CC}	1
A ₁₅	2
A ₁₇	3
WE	4
A ₁₃	5
A ₈	6
A ₉	7
A ₁₁	8
OE	9
A ₁₀	10
CS	11
I/O ₈	12
I/O ₇	13
I/O ₆	14
I/O ₅	15
I/O ₄	16
	32
	31
	30
	29
	28
	27
	26
	25
	24
	23
	22
	21
	20
	19
	18
	17
	GND

Suffix -7KD in the package identifier denotes normal pinout sequence.

83FM-8618A

Block Diagram



83FM-8620B

Ordering Information

Part Number	Access Time (max)	Standby Supply Current	Package
μPD434000CZ-55	55 ns	2 mA	32-pin plastic DIP
CZ-70	70 ns		
CZ-85	85 ns		
CZ-10	100 ns		
μPD434000CZ-55L	55 ns	0.1 mA	
CZ-70L	70 ns		
CZ-85L	85 ns		
CZ-10L	100 ns		
μPD434000CZ-55LL	55 ns	0.05 mA	
CZ-70LL	70 ns		
CZ-85LL	85 ns		
CZ-10LL	100 ns		
μPD434000GW-55	55 ns	2 mA	32-pin plastic SOP
GW-70	70 ns		
GW-85	85 ns		
GW-10	100 ns		
μPD434000GW-55L	55 ns	0.1 mA	
GW-70L	70 ns		
GW-85L	85 ns		
GW-10L	100 ns		
μPD434000GW-55LL	55 ns	0.05 mA	
GW-70LL	70 ns		
GW-85LL	85 ns		
GW-10LL	100 ns		

Ordering Information (cont)

Part Number	Access Time (max)	Standby Supply Current	Package
<i>μPD434000G5-55</i>	55 ns	2 mA	32-pin plastic TSOP (normal pinouts)
G5-70	70 ns		
G5-85	85 ns		
G5-10	100 ns		
<i>μPD434000G5-55L</i>	55 ns	0.1 mA	
G5-70L	70 ns		
G5-85L	85 ns		
G5-10L	100 ns		
<i>μPD434000G5-55LL</i>	55 ns	0.05 mA	
G5-70LL	70 ns		
G5-85LL	85 ns		
G5-10LL	100 ns		
<i>μPD434000G5M-55</i>	55 ns	2 mA	32-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns		
G5M-85	85 ns		
G5M-10	100 ns		
<i>μPD434000G5M-55L</i>	55 ns		
G5M-70L	70 ns	0.1 mA	
G5M-85L	85 ns		
G5M-10L	100 ns		
<i>μPD434000G5M-55LL</i>	55 ns		
G5M-70LL	70 ns	0.05 mA	
G5M-85LL	85 ns		
G5M-10LL	100 ns		

Absolute Maximum Ratings

Supply voltage, V_{CC} (Note 1)	-0.5 to +7.0 V
Input voltage, V_{IN} (Note 1)	-0.5 to $V_{CC} + 0.5$ V
Output voltage, V_{IO} (Note 1)	-0.5 to $V_{CC} + 0.5$ V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C
Power dissipation, P_D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) -3.0 V minimum (pulse width = 30 ns).

Capacitance

$T_A = +25^\circ\text{C}$; $f = 1 \text{ MHz}$; V_{IN} and $V_{OUT} = 0 \text{ V}$

Parameter †	Symbol	Min	Typ	Max	Unit
Input capacitance	C_I	6		6	pF
Input/output capacitance	C_{IO}	10		10	pF

† Parameter is sampled and not 100% tested.

DC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	μPD434000			μPD434000-L			μPD434000-LL			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Input leakage current	I_{LI}	-1		1	-1		1	-1		1	μA	$V_{IN} = 0 \text{ V}$ to V_{CC}
I/O leakage current	I_{LO}	-1		1	-1		1	-1		1	μA	$V_{IO} = 0 \text{ V}$ to V_{CC} ; $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{CS} = V_{IH}$
Operating supply current	I_{CCA2}	15			15			15			mA	$I_{IO} = 0 \text{ mA}$; $\overline{CS} = V_{IL}$
	I_{CCA3}	15			15			15			mA	$\overline{CS} \leq 0.2 \text{ V}$; $t_{RC} = 1 \mu\text{s}$; $V_{IL} \leq 0.2 \text{ V}$; $V_{IH} \geq V_{CC} - 0.2 \text{ V}$; $I_{IO} = 0 \text{ mA}$
Standby supply current	I_{SB}	5			3			3			mA	$\overline{CS} = V_{IH}$
	I_{SB1}	0.02	2	0.002	0.1	0.001	0.05	0.4	0.4	0.4	mA	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$
Output voltage, low	V_{OL}	0.4			0.4			0.4			V	$I_{OL} = 2.1 \text{ mA}$
Output voltage, high	V_{OH1}	2.4			2.4			2.4			V	$I_{OH} = -1.0 \text{ mA}$
	V_{OH2}	$V_{CC} - 0.5$			$V_{CC} - 0.5$			$V_{CC} - 0.5$			V	$I_{OH} = -0.1 \text{ mA}$



AC Characteristics $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$; see figure 1 for ac test conditions.

Parameter	Symbol	-55		-70		-85		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating supply current	I_{CCA1}		70		65		60		55	mA	$\bar{CS} = V_{IL}$; $t_{RC} = t_{RC}$ (min); $I_{IO} = 0 \text{ mA}$
Address access time	t_{AA}		55		70		85		100	ns	
\bar{CS} access time	t_{ACS}		55		70		85		100	ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address valid to end of write	t_{AW}	50		60		70		80		ns	
\bar{CS} to output in high-Z	t_{CHZ}		25		30		30		35	ns	
\bar{CS} to output in low-Z	t_{CLZ}	10		10		10		10		ns	
\bar{CS} to end of write	t_{CW}	50		60		70		80		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Data valid to end of write	t_{DW}	30		35		35		40		ns	
Output enable to output valid	t_{OE}		30		35		45		50	ns	
Output hold from address change	t_{OH}	10		10		10		10		ns	
Output enable to output in high-Z	t_{OHZ}		25		30		30		35	ns	
Output enable to output in low-Z	t_{OLZ}	5		5		5		5		ns	
Output active from end of write	t_{OW}	5		5		5		5		ns	
Read cycle time	t_{RC}	55		70		85		100		ns	
Write cycle time	t_{WC}	55		70		85		100		ns	
Write enable to output in high-Z	t_{WHZ}		25		30		30		35	ns	
Write pulse width	t_{WP}	45		55		65		70		ns	
Write recovery time	t_{WR}	5		5		5		5		ns	

Low V_{CC} Data Retention Characteristics $T_A = 0 \text{ to } +70^\circ\text{C}$; see figure 2 for timing diagram.


Parameter	Symbol	-L Version			-LL Version			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Data retention supply voltage	V _{CCDR1}	2		5.5	2		5.5	V	$\overline{\text{CS}} \geq V_{CC} - 0.2 \text{ V}$
Data retention supply current	$\dagger I_{CCDR1}$		1	50		0.5	20	μA	$V_{CC} = 3.0 \text{ V}; \overline{\text{CS}} \geq V_{CC} - 0.2 \text{ V}$
Chip deselection to data retention	t _{CDR}	0			0			ns	
Operation recovery time	t _R	5			5			ms	

\dagger At 0 to 40°C, the maximum for I_{CCDR1} is 15 μA for the -L version and 3 μA for the -LL version.


Figure 1. AC Test Conditions**Figure 2. Data Retention Timing**

Timing Waveforms

Read Cycle



Timing Waveforms (cont)

WE-Controlled Write Cycle

Timing Waveforms (cont)

CS-Controlled Write Cycle

