

# 1M x 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40100 and MCM40L100 are 40M dynamic random access memory (DRAM) modules organized as 1,048,576 x 40 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of ten MCM54400AN DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high-speed dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM40100 = 16 ms (Max)
  MCM40L100 = 128 ms (Max)
- Consists of Ten 1M x 4 DRAMs, and Ten 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>): MCM40100-60 = 60 ns (Max)
   MCM40100-70 = 70 ns (Max)
   MCM40100-80 = 80 ns (Max)
- Low Active Power Dissipation: MCM40100-60 = 6.60 W (Max)
  - MCM40100-70 = 5.50 W (Max) MCM40100-80 = 4.68 W (Max)
- Low Standby Power Dissipation: TTL Levels = 110 mW (Max)

CMOS Levels = 55 mW (Max, MCM40100)

= 11 mW (Max, MCM40L100)


PIN NAMES								
A0 - A9      Address Inputs        CAS0      Column Address Strobe        RAS0      Row Address Strobe        X40      Configuration Detection        VCC      Power (+ 5 V)        NC      No Connection	DQ0 − DQ39      Data Input/Output        PD1 − PD5      Presence Detect        W      Read/Write Input        OE      Output Enable        VSS      Ground							


All power supply and ground pins must be connected for proper operation of the device.

### PIN ASSIGNMENTS

Pin	Name										
1	VSS	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	VSS	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ36
5	DQ3	17	A5	29	DQ16	41	NC	53	DQ26	65	DQ37
6	DQ4	18	A6	30	VCC	42	NC	54	DQ27	66	DQ38
7	DQ5	19	ÖĒ	31	A8	43	NC	55	DQ28	67	PD1
- 8	DQ6	20	DQ8	32	A9	44	RAS0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ30	69	PD3
10	VCC	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	W	59	Vcc	71	DQ39
12	A0	24	DQ12	36	DQ18	48	X40	60	DQ32	72	VSS


# MCM40100 MCM40L100





MOTOROLA DRAM DATA

MCM40100+MCM40L100



MCM40100•MCM40L100 5-242

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to VSS (For Any Pin Except VCC)	V <sub>in</sub> , V <sub>out</sub>	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	9.0	w
Operating Temperature Range	₹A	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

### RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V <sub>SS</sub>	0	0	0	]
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	V <sub>i</sub> L	1.0		0.8	٧

# DC CHARACTERISTICS AND SUPPLY CURRENTS

Characterist	ic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current	MCM40100-60, t <sub>RC</sub> = 110 ns MCM40100-70, t <sub>RC</sub> = 130 ns MCM40100-80, t <sub>RC</sub> = 150 ns	I <sub>CC1</sub>	_	1200 1000 850	mA	1
V <sub>CC</sub> Power Supply Current (Standby) (RAS = C	AS = V <sub>IH</sub> )	I <sub>CC2</sub>	_	20	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Refresh Cycles	MCM40100-60, t <sub>RC</sub> = 110 ns MCM40100-70, t <sub>RC</sub> = 130 ns MCM40100-80, t <sub>RC</sub> = 150 ns	ICC3	=	1200 1000 850	mA	1
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle	MCM40100-60, tp <sub>C</sub> = 45 ns MCM40100-70, tp <sub>C</sub> = 45 ns MCM40100-80, tp <sub>C</sub> = 50 ns	ICC4	_ 	700 700 600	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = C	AS = V <sub>CC</sub> - 0.2 V) MCM40100 MCM40L100	ICC5	_	10 2	mA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle	MCM40100-60, t <sub>RC</sub> = 110 ns MCM40100-70, t <sub>RC</sub> = 130 ns MCM40100-80, t <sub>RC</sub> = 150 ns	ICC6	_	1200 1000 850	mA	1
V <sub>CC</sub> Power Supply Current Battery Backup Mod CAS = CAS Before RAS Cycling or 0.2 V; W, I or 0.2 V)		ICC7	_	3.0	mA	1, 3
Input Leakage Current (VSS ≤ Vin ≤ VCC)		l <sub>lkg(l)</sub>	- 100	+ 100	μА	1
Output Leakage Current (CAS at Logic 1, VSS ≤	V <sub>out</sub> ≤ V <sub>CC</sub> )	l <sub>lkg(O)</sub>	- 10	10	μА	
Output High Voltage (IOH = - 5 mA)		Voн	2.4		٧	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	_	0.4	V	

### NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.
- 3. track (max) = 1 \mus is only applied to refresh of battery backup. track (max) = 10 \mus is applied to functional operating.

MOTOROLA DRAM DATA

MCM40100+MCM40L100

2

Characteristic	Symbol	Min	Max	Unit
Input Capacitance (A0 – A9)	Cl1	_	60	pF
Input Capacitance (W, OE, RASO, CASO)	C <sub>I2</sub>	_	80	pF
I/O Capacitance (DQ0 - DQ39)	C <sub>DQ1</sub>	_	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

# AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol					MCM40100-70 MCM40L100-70		MCM40100-80 MCM40L100-80		
Parameter	Std	Ait	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	110	_	130	_	150	_	ns	5
Read-Write Cycle Time	<sup>t</sup> RELREL	tRWC	165	_	185		205		ns	5
Fast Page Mode Cycle Time	<sup>†</sup> CELCEL	tPC	45	_	45	_	50	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	<sup>t</sup> PRWC	100	_	100	_	105	_	ns	
Access Time from RAS	<sup>†</sup> RELQV	<sup>t</sup> RAC	_	60	_	70		80	ns	6, 7
Access Time from CAS	<sup>†</sup> CELQV	†CAC		20	_	20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	taa	_	30	_	35		40	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA		40	_	40	_	45	ns	6
CAS to Output in Low-Z	<sup>t</sup> CELQX	tCLZ	0	-	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	<sup>t</sup> OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tΤ	ŧτ	3	50	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	tRP	40	_	50	-	60		ns	
RAS Pulse Width	<sup>t</sup> RELREH	t <sub>RAS</sub>	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	tRASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	20	_	20	_	20	-	ns	
CAS Hold Time	<sup>t</sup> RELCEH	tCSH	60	_	70	_	80	_	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	40	_	40	_	45		ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	<sup>†</sup> RELCEL	<sup>t</sup> RCD	20	40	20	50	20	60	ns	11

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- An initial pause of 200 μs is required after power-up followed by 8 AAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- t<sub>OFF</sub> (max) and/or t<sub>GZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>

MCM40100•MCM40L100 5-244

	Symi	Symbol		100-60 L100-60		)100-70 L100-70	MCM40100-80 MCM40L100-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS to Column Address Delay Time	<sup>t</sup> RELAV	†RAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5		5		5	_	ns	
CAS Precharge Time	<sup>†</sup> CEHCEL	tCP	10	_	10	_	10		ns	
Row Address Setup Time	†AVREL	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	†RELAX	tRAH	10	_	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	_	0	_	ns	
Column Address Hold Time	<sup>t</sup> CELAX	t <sub>CAH</sub>	15	_	15	-	15	_	ns	
Column Address to RAS Lead Time	†AVREH	t <sub>RAL</sub>	30	_	35	-	40	_	ns	
Read Command Setup Time	†WHCEŁ	tRCS	0		0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	<sup>t</sup> RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	tREHWX	<sup>t</sup> RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	<sup>†</sup> CELWH	tWCH	10	_	15	_	15	_	ns	
Write Command Pulse Width	twLwH	tWP	10	-	15	_	15	-	ns	
Write Command to RAS Lead Time	tWLREH	<sup>t</sup> RWL	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	-	0		0		ns	14
Data in Hold Time	<sup>†</sup> CELDX	t <sub>DH</sub>	15	_	15	_	15	_	ns	14
Refresh Period MCM40100 MCM40L100	<sup>t</sup> RVRV	†RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL.	twcs	0	_	0	_	0	-	ns	15
CAS to Write Delay	†CELWL	tCWD	50	_	50	_	50	_	ns	15
RAS to Write Delay	<sup>†</sup> RELWL	tRWD	90	_	100	_	110	_	ns	15
Column Address to Write Delay Time	†AVWL	tAWD	60	_	65	-	70	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	<sup>t</sup> CEHWL	tCPWD	70	-	70	-	75	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	<sup>†</sup> RELCEL	<sup>t</sup> CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>†</sup> RELCEH	<sup>t</sup> CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	<sup>†</sup> CPT	30	_	40	-	40		ns	
RAS Hold Time Referenced to OE	<sup>t</sup> GLREH	tROH	10	_	10	-	10	_	ns	

NOTES:

(continued)

MOTOROLA DRAM DATA

MCM40100•MCM40L100

Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.

<sup>13.</sup> Either tRRH or tRCH must be satisfied for a read cycle.

<sup>14.</sup> These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read-write cycles.


<sup>15.</sup> tWCS, tRWD, tCWD, tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

# READ. WRITE. AND READ-WRITE CYCLES (Continued)

	Symbol					100-70 L100-70	MCM40100-80 MCM40L100-80			
Parameter	Std	Ait	Min	Max	Min	Max	Min	Max	Unit	Notes
OE Access Time	tGLQV	<sup>t</sup> GA	_	20	_	20		20	ns	
OE to Data Delay	<sup>t</sup> GLHDX	tGD	20	_	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from OE	tGHQZ	†GZ	0	20	0	20	0	20	ns	10
OE Command Hold Time	tWLGL	<sup>t</sup> GH	20	_	20	-	20	_	ns	


5

5




MOTOROLA DRAM DATA


MCM40100-MCM40L100



MCM40100+MCM40L100 5-248





## FAST PAGE MODE EARLY WRITE CYCLE




MOTOROLA DRAM DATA

MCM40100+MCM40L100






# CAS BEFORE RAS REFRESH CYCLE (OE and A0 – A9 are Don't Care)




MOTOROLA DRAM DATA


MCM40100-MCM40L100



# HIDDEN REFRESH CYCLE (EARLY WRITE)



MCM40100+MCM40L100 5-252



MOTOROLA DRAM DATA

MCM40100+MCM40L100

### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (OE) control read access time: CAS must be active before or at tRCD maximum and OE must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or OE active transition does not occur in time, read access time is determined by either the CAS or OE clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of tracks and tracks, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tracks.

tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and OE clocks are active. When either the CAS or OE clock transitions to inactive, the output will switch to High Z (three-state) tOFF or tGZ after the inactive transition.

### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate costion.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time twos before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for thw and tow, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{CAS}$  active transition, keeping data-out buffers and  $\overline{OE}$  disabled

A late write cycle (referred to as  $\overline{\text{OE}}$ -controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{\text{CAS}}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{\text{CAS}}$  active transition, (tRCD + tCWD + tRWL + 2tT)  $\leq$  tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{\text{CAS}}$  active transition but outputs are switched off by  $\overline{\text{OE}}$  inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must remain active for tRWL and tCWL, respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{\text{OE}}$  must remain inactive for tGH after  $\overline{W}$  active transition to complete the write cycle.

### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for town minimum after the  $\overline{CAS}$  active transition, to guarantee valid Q before writing the bit.

### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (tCAC) is typically half the regular  $\overline{\text{RAS}}$  clock access time, tRAC. Page mode operation consists of keeping  $\overline{\text{RAS}}$  active while toggling  $\overline{\text{CAS}}$  between VIH and VIL. The row is latched by  $\overline{\text{RAS}}$  active transition, while each  $\overline{\text{CAS}}$  active transition allows selection of a new column location on the row.

MCM40100•MCM40L100 5-254

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum tcp, while  $\overline{RAS}$  remains low (VIL). The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle (tpc or tpRWc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when  $\overline{RAS}$  transitions to inactive, coincident with or following  $\overline{CAS}$  inactive transition.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM40100 require refresh every 16 milliseconds, while refresh time for the MCM40L100 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40100, and 124.8 microseconds for the MCM40L100. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40100 and 128 milliseconds on the MCM40L100.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

### **RAS-Only Refresh**

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high (V<sub>IH</sub>) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive fortimetwrp before and time twrhas active transition to prevent switching the device into a test mode cycle.

### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle, while  $\overline{RAS}$  cycles inactive for  $\overline{RAS}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode entry) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

### CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 3. Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

**MÇM** 40100 or 40L100 Motorola Memory Prefix -Speed (60 = 60 ns, 70 = 70 ns, 80 = 80 ns) Package (AS = SIMM, ASG = Gold Pad SIMM) Part Number -

> Full Part Numbers — MCM40100AS60 MCM40100ASG60 MCM40100AS70 MCM40100ASG70 MCM40100AS80 MCM40100ASG80 MCM40L100AS60 MCM40L100ASG60 MCM40L100AS70 MCM40L100ASG70 MCM40L100AS80 MCM40L100ASG80

> > NOTE: For mechanical data, please see Chapter 10.

MCM40100+MCM40L100 5-256