

## 18-bit universal bus transceiver (3-State)

## 74ALVCH16500

## FEATURES

- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive  $\pm 24$  mA at 3.0 V
- All inputs have bushold circuitry
- Output drive capability 50 $\Omega$  transmission lines @ 85°C
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple  $V_{CC}$  and ground pins for minimum noise and ground bounce

## DESCRIPTION

The 74ALVCH16500 is a high-performance CMOS product. This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ( $\overline{OE}_{AB}$  and  $\overline{OE}_{BA}$ ), latch enable ( $LE_{AB}$  and  $LE_{BA}$ ), and clock ( $CP_{AB}$  and  $CP_{BA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $LE_{AB}$  is High. When  $LE_{AB}$  is Low, the A data is latched if  $CP_{AB}$  is held at a High or Low logic level. If  $LE_{AB}$  is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of  $CP_{AB}$ . When  $\overline{OE}_{AB}$  is High, the outputs are active. When  $\overline{OE}_{AB}$  is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses  $\overline{OE}_{BA}$ ,  $LE_{BA}$  and  $CP_{BA}$ . The output enables are complimentary ( $\overline{OE}_{AB}$  is active High, and  $\overline{OE}_{BA}$  is active Low).

To ensure the high impedance state during power up or power down,  $\overline{OE}_{BA}$  should be tied to  $V_{CC}$  through a pullup resistor and  $\overline{OE}_{AB}$  should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

## QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f \leq 2.5\text{ns}$

| SYMBOL            | PARAMETER   | CONDITIONS   | TYPICAL          | UNIT |    |
|-------------------|---|--|------------------|------|----|
| $t_{PHL}/t_{PLH}$ | Propagation delay<br>An to Bn; Bn to An<br>$LE_{AB}$ to Bn; $LE_{BA}$ to An<br>$CP_{AB}$ to Bn; $CP_{BA}$ to An | $V_{CC} = 2.5\text{V}$ , $C_L = 30\text{pF}$<br>$V_{CC} = 3.3\text{V}$ , $C_L = 50\text{pF}$ | 3.0<br>3.2       | ns   |    |
| $C_I$             | Input capacitance   |  | 5.0              | pF   |    |
| $C_{I/O}$         | Input/output capacitance  |  | 10               | pF   |    |
| $C_{PD}$          | Power dissipation capacitance per latch   | $V_I = \text{GND to } V_{CC}^1$  | Outputs enabled  | 22   | pF |
|                   |   |  | Outputs disabled | 22   |    |

## NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF; } f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$$


## ORDERING INFORMATION

| PACKAGES                     | TEMPERATURE RANGE                          | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|------------------------------|--|-----------------------|---------------|------------|
| 56-Pin Plastic TSSOP Type II | $-40^\circ\text{C}$ to $+85^\circ\text{C}$ | 74ALVCH16500 DGG      | ACH16500 DGG  | SOT364-1   |

# 18-bit universal bus transceiver (3-State)

# 74ALVCH16500


## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN NUMBER   | SYMBOL           | NAME AND FUNCTION       |
|--|------------------|-------------------------|
| 1  | OE <sub>AB</sub> | Output enable A-to-B    |
| 2  | LE <sub>AB</sub> | Latch enable A-to-B     |
| 3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26      | A0 to A17        | Data inputs/outputs     |
| 4, 11, 18, 25, 29, 32, 39, 46, 53, 56                                  | GND              | Ground (0V)             |
| 7, 22, 35, 50  | V <sub>CC</sub>  | Positive supply voltage |
| 27   | OE <sub>BA</sub> | Output enable B-to-A    |
| 28   | LE <sub>BA</sub> | Latch enable B-to-A     |
| 30   | CP <sub>BA</sub> | Clock input B-to-A      |
| 54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31 | B0 to B17        | Data inputs/outputs     |
| 55   | CP <sub>AB</sub> | Clock input A-to-B      |


## BUS HOLD CIRCUIT




# 18-bit universal bus transceiver (3-State)

## 74ALVCH16500

**LOGIC SYMBOL**




**LOGIC SYMBOL (IEEE/IEC)**



# 18-bit universal bus transceiver (3-State)

# 74ALVCH16500

**LOGIC DIAGRAM** (one section)



**FUNCTION TABLE**

| INPUTS |      |        |    | Internal Registers | OUTPUTS | OPERATING MODE       |
|--------|------|--------|----|--------------------|---------|----------------------|
| OEAB   | LEAB | CPAB   | An |                    | Bn      |                      |
| L      | H    | X      | X  | X                  | Z       | Disabled             |
| L      | ↓    | X      | h  | H                  | Z       | Disabled, Latch data |
| L      | ↓    | X      | l  | L                  | Z       | Disabled, Hold data  |
| L      | L    | H or L | X  | NC                 | Z       | Disabled, Hold data  |
| L      | L    | ↓      | h  | H                  | Z       | Disabled, Clock data |
| L      | L    | ↓      | l  | L                  | Z       | Disabled, Clock data |
| H      | H    | X      | H  | H                  | H       | Transparent          |
| H      | H    | X      | L  | L                  | L       |                      |
| H      | ↓    | X      | h  | H                  | H       | Latch data & display |
| H      | ↓    | X      | l  | L                  | L       |                      |
| H      | L    | ↓      | h  | H                  | H       | Clock data & display |
| H      | L    | ↓      | l  | L                  | L       |                      |
| H      | L    | H or L | X  | H                  | H       | Hold data & display  |
| H      | L    | H or L | X  | L                  | L       |                      |

**NOTE:** A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

- H = High voltage level
- h = High voltage level one set-up time prior to the Enable or Clock transition
- L = Low voltage level
- l = Low voltage level one set-up time prior to the Enable or Clock transition
- NC = No Change
- X = Don't care
- Z = High Impedance "off" state
- ↓ = High-to-Low Enable or Clock transition

## 18-bit universal bus transceiver (3-State)

74ALVCH16500

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL     | PARAMETER   | CONDITIONS               | LIMITS |          | UNIT |
|------------|---|--------------------------|--------|----------|------|
|            |   |                          | MIN    | MAX      |      |
| $V_{CC}$   | DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load) |                          | 2.3    | 2.7      | V    |
|            | DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load) |                          | 3.0    | 3.6      |      |
| $V_I$      | DC Input voltage range  |                          | 0      | $V_{CC}$ | V    |
| $V_O$      | DC output voltage range   |                          | 0      | $V_{CC}$ | V    |
| $T_{amb}$  | Operating free-air temperature range  |                          | -40    | +85      | °C   |
| $t_r, t_f$ | Input rise and fall times   | $V_{CC} = 2.3$ to $3.0V$ | 0      | 20       | ns/V |
|            |   | $V_{CC} = 3.0$ to $3.6V$ | 0      | 10       |      |

## ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134)  
 Voltages are referenced to GND (ground = 0V)

| SYMBOL            | PARAMETER  | CONDITIONS   | RATING                 | UNIT |
|-------------------|--|--|------------------------|------|
| $V_{CC}$          | DC supply voltage  |  | -0.5 to +4.6           | V    |
| $I_{IK}$          | DC input diode current   | $V_I < 0$  | -50                    | mA   |
| $V_I$             | DC input voltage   | For control pins <sup>1</sup>  | -0.5 to +4.6           | V    |
|                   |  | For data inputs <sup>1</sup>   | -0.5 to $V_{CC} + 0.5$ |      |
| $I_{OK}$          | DC output diode current  | $V_O > V_{CC}$ or $V_O < 0$  | ± 50                   | mA   |
| $V_O$             | DC output voltage  | Note 1   | -0.5 to $V_{CC} + 0.5$ | V    |
| $I_O$             | DC output source or sink current                                     | $V_O = 0$ to $V_{CC}$  | ± 50                   | mA   |
| $I_{GND}, I_{CC}$ | DC $V_{CC}$ or GND current   |  | ± 100                  | mA   |
| $T_{stg}$         | Storage temperature range  |  | -65 to +150            | °C   |
| $P_{TOT}$         | Power dissipation per package<br>-plastic thin-medium-shrink (TSSOP) | For temperature range: -40 to +125 °C<br>above +55°C derate linearly with 8 mW/K | 600                    | mW   |

## NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 18-bit universal bus transceiver (3-State)

74ALVCH16500

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

| SYMBOL            | PARAMETER                           | TEST CONDITIONS   | LIMITS                |                        |      | UNIT |
|-------------------|-------------------------------------|---|-----------------------|------------------------|------|------|
|                   |                                     |   | Temp = -40°C to +85°C |                        |      |      |
|                   |                                     |   | MIN                   | TYP <sup>1</sup>       | MAX  |      |
| V <sub>IH</sub>   | HIGH level Input voltage            | V <sub>CC</sub> = 2.3 to 2.7V   | 1.7                   | 1.2                    |      | V    |
|                   |                                     | V <sub>CC</sub> = 2.7 to 3.6V   | 2.0                   | 1.5                    |      |      |
| V <sub>IL</sub>   | LOW level Input voltage             | V <sub>CC</sub> = 2.3 to 2.7V   |                       | 1.2                    | 0.7  | V    |
|                   |                                     | V <sub>CC</sub> = 2.7 to 3.6V   |                       | 1.5                    | 0.8  |      |
| V <sub>OH</sub>   | HIGH level output voltage           | V <sub>CC</sub> = 2.3 to 3.6V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100μA                    | V <sub>CC</sub> - 0.2 | V <sub>CC</sub>        |      | V    |
|                   |                                     | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -6mA                             | V <sub>CC</sub> - 0.3 | V <sub>CC</sub> - 0.08 |      |      |
|                   |                                     | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA                            | V <sub>CC</sub> - 0.6 | V <sub>CC</sub> - 0.26 |      |      |
|                   |                                     | V <sub>CC</sub> = 2.7V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA                            | V <sub>CC</sub> - 0.5 | V <sub>CC</sub> - 0.14 |      |      |
|                   |                                     | V <sub>CC</sub> = 3.0V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA                            | V <sub>CC</sub> - 0.6 | V <sub>CC</sub> - 0.09 |      |      |
| V <sub>OL</sub>   | LOW level output voltage            | V <sub>CC</sub> = 2.3 to 3.6V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100μA                     |                       | GND                    | 0.20 | V    |
|                   |                                     | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 6mA                              |                       | 0.07                   | 0.40 | V    |
|                   |                                     | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA                             |                       | 0.15                   | 0.70 | V    |
|                   |                                     | V <sub>CC</sub> = 2.7V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA                             |                       | 0.14                   | 0.40 |      |
|                   |                                     | V <sub>CC</sub> = 3.0V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24mA                             |                       | 0.27                   | 0.55 |      |
| I <sub>I</sub>    | Input leakage current               | V <sub>CC</sub> = 2.3 to 3.6V;<br>V <sub>i</sub> = V <sub>CC</sub> or GND   |                       | 0.1                    | 5    | μA   |
| I <sub>OZ</sub>   | 3-State output OFF-state current    | V <sub>CC</sub> = 2.7 to 3.6V; V <sub>i</sub> = V <sub>IH</sub> or V <sub>IL</sub> ;<br>V <sub>O</sub> = V <sub>CC</sub> or GND |                       | 0.1                    | 10   | μA   |
| I <sub>CC</sub>   | Quiescent supply current            | V <sub>CC</sub> = 2.3 to 3.6V; V <sub>i</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0                                      |                       | 0.2                    | 40   | μA   |
| ΔI <sub>CC</sub>  | Additional quiescent supply current | V <sub>CC</sub> = 2.3V to 3.6V; V <sub>i</sub> = V <sub>CC</sub> - 0.6V; I <sub>O</sub> = 0                                     |                       | 150                    | 750  | μA   |
| I <sub>BHL</sub>  | Bus hold LOW sustaining current     | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = 0.7V <sup>2</sup>  | 45                    | -                      |      | μA   |
|                   |                                     | V <sub>CC</sub> = 3.0V; V <sub>i</sub> = 0.8V <sup>2</sup>  | 75                    | 150                    |      |      |
| I <sub>BHH</sub>  | Bus hold HIGH sustaining current    | V <sub>CC</sub> = 2.3V; V <sub>i</sub> = 1.7V <sup>2</sup>  | -45                   |                        |      | μA   |
|                   |                                     | V <sub>CC</sub> = 3.0V; V <sub>i</sub> = 2.0V <sup>2</sup>  | -75                   | -175                   |      |      |
| I <sub>BHLO</sub> | Bus hold LOW overdrive current      | V <sub>CC</sub> = 3.6V <sup>2</sup>   | 500                   |                        |      | μA   |
| I <sub>BHHO</sub> | Bus hold HIGH overdrive current     | V <sub>CC</sub> = 3.6V <sup>2</sup>   | -500                  |                        |      | μA   |

## NOTES:

- All typical values are at T<sub>amb</sub> = 25°C.
- Valid for data inputs of bus hold parts.

## 18-bit universal bus transceiver (3-State)

74ALVCH16500

AC CHARACTERISTICS FOR  $V_{CC} = 2.3V$  TO  $2.7V$  RANGEGND = 0V;  $t_r = t_f \leq 2.0ns$ ;  $C_L = 30pF$ 

| SYMBOL                 | PARAMETER  | WAVEFORM | LIMITS                   |     |     | UNIT |  |
|------------------------|--|----------|--------------------------|-----|-----|------|--|
|                        |  |          | $V_{CC} = 2.5V \pm 0.2V$ |     |     |      |  |
|                        |  |          | MIN                      | TYP | MAX |      |  |
| $t_{PHL}$<br>$t_{PLH}$ | Propagation delay<br>An to Bn, Bn to An  | 1        | 1                        |     | 5.1 | ns   |  |
| $t_{PHL}$<br>$t_{PLH}$ | Propagation delay<br>LE <sub>BA</sub> to An, LE <sub>AB</sub> to Bn            | 2        | 1                        |     | 5.9 | ns   |  |
|                        | Propagation delay<br>CP <sub>BA</sub> to An, CP <sub>AB</sub> to Bn            |          | 1                        |     | 6.6 |      |  |
| $t_{PZH}$<br>$t_{PZL}$ | 3-State output enable time<br>OE <sub>BA</sub> to An, OE <sub>AB</sub> to Bn   | 3        | 1                        |     | 5.7 | ns   |  |
| $t_{PHZ}$<br>$t_{PLZ}$ | 3-State output disable time<br>OE <sub>BA</sub> to An, OE <sub>AB</sub> to Bn  | 3        | 1                        |     | 6.1 | ns   |  |
| $t_w$                  | LE pulse width<br>LE <sub>AB</sub> or LE <sub>BA</sub> HIGH                    | 2        | 3.3                      |     |     | ns   |  |
|                        | LE pulse width<br>CP <sub>AB</sub> or CP <sub>BA</sub> HIGH or LOW             |          | 3.3                      |     |     |      |  |
| $t_{SU}$               | Set-up time<br>An before CP <sub>AB</sub> ↑ or Bn before CP <sub>AB</sub> ↑    | 4        | 1.7                      |     |     | ns   |  |
|                        | Set-up time<br>An before LE <sub>AB</sub> ↓ or<br>Bn before LE <sub>AB</sub> ↓ |          | CP HIGH                  | 1.1 |     |      |  |
|                        |  |          | CP LOW                   | 1.9 |     |      |  |
| $t_h$                  | Hold time<br>An after CP <sub>AB</sub> ↑ or Bn before CP <sub>AB</sub> ↑       | 4        | 1.7                      |     |     | ns   |  |
|                        | Hold time<br>An before LE <sub>AB</sub> ↓ or<br>Bn before LE <sub>AB</sub> ↓   | CP HIGH  | 2.0                      |     |     | ns   |  |
|                        |  | CP LOW   | 1.6                      |     |     |      |  |
| $f_{MAX}$              | Maximum clock frequency  |          | 150                      |     |     |      |  |

## NOTE:

1. All typical values are at  $V_{CC} = 2.5V$  and  $T_{amb} = 25^\circ C$ .

## 18-bit universal bus transceiver (3-State)

74ALVCH16500

AC CHARACTERISTICS FOR  $V_{CC} = 3.0V$  TO  $3.6V$  RANGE AND  $V_{CC} = 2.7V$ GND = 0V;  $t_r = t_f \leq 2.5ns$ ;  $C_L = 50pF$ 

| SYMBOL                 | PARAMETER  | WAVEFORM | LIMITS                   |     |     |                 |     |     | UNIT |
|------------------------|--|----------|--------------------------|-----|-----|-----------------|-----|-----|------|
|                        |  |          | $V_{CC} = 3.3V \pm 0.3V$ |     |     | $V_{CC} = 2.7V$ |     |     |      |
|                        |  |          | MIN                      | TYP | MAX | MIN             | TYP | MAX |      |
| $t_{PHL}$<br>$t_{PLH}$ | Propagation delay<br>An to Bn, Bn to An  | 1        | 1.0                      |     | 5.1 | 1.0             |     | 4.7 | ns   |
| $t_{PHL}$<br>$t_{PLH}$ | Propagation delay<br>LE <sub>BA</sub> to An, LE <sub>AB</sub> to Bn            | 2        | 1.0                      |     | 5.9 | 1.0             |     | 5.5 | ns   |
|                        | Propagation delay<br>CP <sub>BA</sub> to An, CP <sub>AB</sub> to Bn            |          | 1.0                      |     | 6.6 | 1.0             |     | 6.6 |      |
| $t_{PZH}$<br>$t_{PZL}$ | 3-State output enable time<br>OE <sub>BA</sub> to An, OE <sub>AB</sub> to Bn   | 3        | 1.0                      |     | 5.7 | 1.0             |     | 5.4 | ns   |
| $t_{PHZ}$<br>$t_{PLZ}$ | 3-State output disable time<br>OE <sub>BA</sub> to An, OE <sub>AB</sub> to Bn  | 3        | 1.0                      |     | 6.1 | 1.0             |     | 5.7 | ns   |
| $t_w$                  | LE pulse width<br>LE <sub>AB</sub> or LE <sub>BA</sub> HIGH                    | 2        | 3.3                      |     |     | 3.3             |     |     | ns   |
|                        | LE pulse width<br>CP <sub>AB</sub> or CP <sub>BA</sub> HIGH or LOW             | 2        | 3.3                      |     |     | 3.3             |     |     |      |
| $t_{su}$               | Set-up time<br>An before CP <sub>AB</sub> ↑ or Bn before CP <sub>AB</sub> ↑    | 4        | 1.3                      |     |     | 1.4             |     |     | ns   |
|                        | Set-up time<br>An before LE <sub>AB</sub> ↓ or<br>Bn before LE <sub>AB</sub> ↓ |          | CP HIGH                  | 1   |     |                 | 1   |     |      |
|                        |  |          | CP LOW                   | 1.4 |     |                 | 1.6 |     |      |
| $t_h$                  | Hold time<br>An after CP <sub>AB</sub> ↑ or Bn before CP <sub>AB</sub> ↑       | 4        | 1.7                      |     |     | 1.6             |     |     | ns   |
|                        | Hold time<br>An before LE <sub>AB</sub> ↓ or<br>Bn before LE <sub>AB</sub> ↓   | CP HIGH  | 1.2                      |     |     | 1.8             |     |     | ns   |
|                        |  | CP LOW   | 1.6                      |     |     | 1.5             |     |     |      |
| $f_{MAX}$              | Maximum clock frequency  |          | 150                      |     |     | 150             |     |     |      |

## NOTES:

1. All typical values are at  $T_{amb} = 25^\circ C$ .



# 18-bit universal bus transceiver (3-State)

74ALVCH16500


## AC WAVEFORMS

### V<sub>CC</sub> = 2.3 TO 2.7 V RANGE


1. V<sub>M</sub> = 0.5 V
2. V<sub>X</sub> = V<sub>OL</sub> + 0.15V
3. V<sub>Y</sub> = V<sub>OH</sub> - 0.15V
4. V<sub>I</sub> = V<sub>CC</sub>
5. V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the output load.

### V<sub>CC</sub> = 3.0 TO 3.6 V RANGE AND V<sub>CC</sub> = 2.7 V


1. V<sub>M</sub> = 1.5 V
2. V<sub>X</sub> = V<sub>OL</sub> + 0.3V
3. V<sub>Y</sub> = V<sub>OH</sub> - 0.3V
4. V<sub>I</sub> = 2.7 V
5. V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the output load.




**Waveform 1. Input (An, Bn) to output (Bn, An) propagation times**



**Waveform 2. Latch enable input (LE<sub>AB</sub>, LE<sub>BA</sub>) and clock pulse input (CP<sub>AB</sub>, CP<sub>BA</sub>) to output (An, Bn) propagation delays and latch enable pulse width**



**Waveform 3. 3-State enable and disable times**




**Waveform 4. Data set-up and hold times for the An and Bn inputs to the LE<sub>AB</sub>, LE<sub>BA</sub>, CP<sub>AB</sub> and CP<sub>BA</sub> inputs**

# 18-bit universal bus transceiver (3-State)

74ALVCH16500

## TEST CIRCUIT



Waveform 5. Load circuitry for switching times