




FIGURE 1 — Pin Configuration

I/O0-31	Data Inputs/Outputs
A0-14	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground

Pin Description




FIGURE 2 — Block Diagram

WS-32K32-XHX

1 Megabit CMOS SRAM Module

FEATURES

- Access Times of 25nS to 120nS
- 66-pin, PGA Type, 1.185 inch square HIP, Hermetic Ceramic Package
- User Configurable as 32Kx32, 64Kx16 or 128Kx8
- Battery Back-Up Operation
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- Low Power CMOS Fully Static Design
- 5 Volt Power Supply
- Built In Decoupling Caps and Multiple Ground Pins for Low Noise Operation

DESCRIPTION

The White Technology WS-32K32-XHX is a 1-megabit CMOS SRAM module organized as 32K words by 32 bits; 64K x 16 or 128K x 8. The module is constructed on a multilayer ceramic substrate, hermetically sealed, with a welded metal cover, hex-in-line package (HIP) utilizing four 32K x 8 SRAM devices.

This device is part of White Technology's "WHIP" family of memory subsystems. These modules are compatible with most 66-pin HIP packaged SRAM, EEPROM and Flash memory modules.

The WS-32K32-XHX is available with access times of 25 to 120nS over the commercial and military temperature ranges.

Writing to each byte is accomplished when the appropriate chip select ($\overline{CS}$) and write enable ($\overline{WE}$) inputs are both low. Reading the device is accomplished by taking the chip selects low while write enable remains high. Under these conditions the contents of the memory locations specified in the address pins will appear on the data input/output pins.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Commercial	Military	Unit
Operating Temperature	T _A	0 to +70	-55 to +125	°C
Storage Temperature	T _{STG}	-40 to +85	-65 to +150	°C
Signal Voltage Relative to GND	V _G	-0.5 to +7.0	-0.5 to +7.0	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL} ⁽¹⁾	-0.3	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C

(1) V_{IL} (min.) = 3.0V for pulse width less than 20ns.

TRUTH TABLE

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby (deselect/power down)
L	L	H	Read	Data Out	Active
L	H	H	Read	High Z	Active (deselect)
L	X	L	Write	Data In	Active

CAPACITANCE

(@ T_A = 25°C)

Parameter	Symbol	Condition	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1.0MHz	30	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0V, f = 1.0MHz	30	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5V, V_{SS} = 0V, T_A = -55°C TO 125°C)

Parameter	Sym	Conditions	-25		-35		-45		-55		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = Max, V _{IN} = GND or V _{CC}		15		15		15		15	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC}		15		15		15		15	μA
Operating Supply Current x 32 Mode	I _{CC} x 32	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		450		450		450		450	mA
Operating Supply Current x 16 Mode	I _{CC} x 16	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		280		280		280		280	mA
Operating Supply Current x 8 Mode	I _{CC} x 8	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		150		150		150		150	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{CC} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		60		60		55		50	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = Min		0.4		0.4					V
		I _{OL} = 2.1mA, V _{CC} = Min						0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = Min	2.4		2.4						V
		I _{OH} = -1.0mA, V _{CC} = Min					2.4		2.4		V

Parameter	Sym	Conditions	-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = Max, V _{IN} = GND or V _{CC}		15		15		15		15	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC}		15		15		15		15	μA
Operating Supply Current x 32 Mode	I _{CC} x 32	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		450		450		170		170	mA
Operating Supply Current x 16 Mode	I _{CC} x 16	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		280		280		110		110	mA
Operating Supply Current x 8 Mode	I _{CC} x 8	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		150		150		75		75	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{CC} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		45		4		2.0		2.0	mA
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA		0.4		0.4		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -1.0mA	2.4		2.4		2.4		2.4		V

AC TEST CONDITIONS

Parameter	Typ.	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

V_Z is programmable from -2V to +7V

I_{OL} & I_{OH} programmable from 0 to 16mA

Tester Impedance Z₀ = 75 Ω

V_Z is typically the midpoint of V_{OH} and V_{OL} (i.e. (2.4 + 0.4)/2 = 1.4V)

I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE Tester Includes Jig Capacitance




FIGURE 3 — AC Test Circuit

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C TO 125°C)

Parameter	Symbol	-25		-35		-45		-55		Units
Read Cycle		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	25		35		45		55		nS
Address Access Time	tAA		25		35		45		55	nS
Data Hold from Address Change	tOH	4		4		4		4		nS
Chip Select Access	tACS		25		35		45		55	nS
Output Enable to Output Valid	tOE		15		20		25		30	nS
Chip Select to Output in Low Z	tCLZ ¹	5		5		5		5		nS
Output Enable to Output in Low Z	tOLZ ¹	0		0		0		0		nS
Chip Deselect to Output in High Z	tCHZ ¹		12		15		20		25	nS
Output Disable to Output in High Z	tOHZ ¹		12		15		20		25	nS

1. This parameter is guaranteed by design but not tested.

Parameter	Symbol	-70		-85		-100		-120		Units
Read Cycle		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	70		85		100		120		nS
Address Access Time	tAA		70		85		100		120	nS
Data Hold from Address Change	tOH	5		5		5		5		nS
Chip Select Access	tACS		70		85		100		120	nS
Output Enable to Output Valid	tOE		35		40		45		50	nS
Chip Select to Output in Low Z	tCLZ ¹	5		5		5		5		nS
Output Enable to Output in Low Z	tOLZ ¹	0		0		0		0		nS
Chip Deselect to Output in High Z	tCHZ ¹		30		35		40		50	nS
Output Disable to Output in High Z	tOHZ ¹		30		35		40		50	nS

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORMS




FIGURE 4 — Read Cycle Timing

1. Measured ± 200mV steady state; guaranteed by design but not tested.




FIGURE 5 — Write Cycle Timing $\overline{WE}$ Controlled

1. I/O pins are in their output state, input signals must not be applied.
 2. This parameter is guaranteed by design but not tested.
 3. A write occurs during the overlap (tWP) of a low $\overline{CS}$ and a low $\overline{WE}$.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C TO 125°C)

Parameter	Symbol	-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle										
Write Cycle Time	tWC	25		35		45		55		nS
Chip Select to End of Write	tCW	20		30		40		45		nS
Address Valid to End of Write	tAW	20		30		40		45		nS
Data to Write-Time Overlap	tDW	15		18		20		25		nS
Write Pulse Width	tWP	20		25		35		40		nS
Address Setup Time	tAS	0		0		0		0		nS
Write Recovery Time	tWR	0		0		0		0		nS
Output Active from End of Write	tOW ¹	5		5		5		5		nS
Write to Output in High Z	tWHZ ¹		10		15		15		20	nS
Data Hold from Write Time	tDH	3		3		3		5		nS

1. This parameter is guaranteed by design but not tested.

Parameter	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle										
Write Cycle Time	tWC	70		85		100		120		nS
Chip Select to End of Write	tCW	65		80		90		110		nS
Address Valid to End of Write	tAW	65		80		90		110		nS
Data to Write-Time Overlap	tDW	30		35		40		55		nS
Write Pulse Width	tWP	45		50		55		65		nS
Address Setup Time	tAS	5		5		5		5		nS
Write Recovery Time	tWR	0		0		0		0		nS
Output Active from End of Write	tOW ¹	5		5		5		5		nS
Write to Output in High Z	tWHZ ¹		30		35		40		50	nS
Data Hold from Write Time	tDH	5		5		5		5		nS

1. This parameter is guaranteed by design but not tested.

DATA RETENTION CHARACTERISTICS

(TA = -55°C TO 125°C)

Parameter	Symbol	Conditions	-25			-35			-45			-55			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	VDR	$\overline{CS} \geq V_{CC} - .2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	ICCDR1	VCC = 3V		.5	8.0		.5	8.0		.5	8.0		.03	3.2	mA
	ICCDR2	VCC = 2V		.25	4.0		.25	4.0		.25	4.0		.02	2.1	mA

Parameter	Symbol	Conditions	-70			-85			-100			-120			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	VDR	$\overline{CS} \geq V_{CC} - .2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	ICCDR1	VCC = 3V		30	1200		10	1600		10	750		10	750	μA
	ICCDR2	VCC = 2V		20	900		7	1200		7	500		7	500	μA




FIGURE 6 — Package Dimensions

ORDERING INFORMATION

W S - 32K 32 - XXX H X

DEVICE GRADE:

Q = MIL-STD-883 Compliant
M = Mil, -55°C to +125°C
I = Industrial, -40°C to 85°C
C = Commercial, 0 to 70°C

PACKAGE TYPE:

H = Ceramic Hex in line package

ACCESS TIME IN ns

BITS PER WORD:

x8, x16, x32

NUMBER OF WORDS:

128K, 64K, 32K

SRAM

WHITE TECHNOLOGY

"This data has been carefully checked and is believed to be accurate. The information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose. White Technology reserves the right to change specifications at any time without notice."

White Technology, Inc.

A wholly owned subsidiary of Bowmar Instrument Corporation

4246 East Wood Street

Tel: 602-437-1520

Phoenix, Arizona 85040

Fax: 602-437-9120