

**Fast CMOS 3.3V 16-Bit Transparent Latches****Product Features:**

- Supports Mixed Signal Mode Operation
  - 5 Volt Input.
  - 5 Volt Output (when connected to a 5 Volt Bus).
  - Can serve as a 5 volt to 3 volt translator.
- Advanced Low Power CMOS Operation.
- Low Standby Current (Low power CMOS, not Bi-CMOS, so output drive transistors do not require bipolar standby current levels). Typical standby power 1 mW.
- Excellent output drive capability: Balanced drives (24 mA sink and source). Compatible with LVC™ class of products.
- Pin and functional compatible: Industry standard double-density pinouts.
- Low ground bounce outputs, hysteresis on all inputs.
- ESD Protection exceeds 2000 volts.
- Packaged in 48-pin plastic TSSOP and SSOP


**Product Description:**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT163373 is a 16-bit transparent latch designed with 3-state outputs and are intended for bus oriented applications. The Output Enable and Latch Enable controls are organized to operate as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When  $\bar{OE}$  is HIGH, the bus output is in the high impedance state.

The PI74FCT163373 can be driven from either 3.3 V or 5.0 V devices allowing this device to be used as a translator in a mixed 3.3/5.0 V system.

All products are available in 48-pin 240 mil wide plastic TSSOP and 300 mil wide plastic SSOP packages.

**Logic Block Diagram**

**Product Pin Description**


Pin Name	Description
xOE	3-State Output Enable Inputs (Active LOW)
xLE	Latch Enable Inputs (Active HIGH)
xDx	Data Inputs
xOx	3-State Outputs
GND	Ground
VCC	Power

**Truth Table**

Inputs <sup>(1)</sup>		Outputs <sup>(1)</sup>	
xRx	xLE	xOE	xOx
H	H	L	H
L	H	L	L
X	X	H	Z

**Note:**

1. H = High Voltage Level, X = Don't Care.  
 L = Low Voltage Level, Z = High Impedance

**Product Pin Configuration**

**5**
**Capacitance (TA = 25°C, f = 1 MHz)**

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ	Max.	Units
CIN	Input Capacitance	V <sub>IN</sub> = 0 V	4.5	6	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0 V	5.5	8	pF

**Note:**

1. This parameter is determined by device characterization but is not production tested.



## PRELIMINARY

PI74FCT163373T  
3.3V 16-BIT TRANSPARENT LATCHES

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-55°C to +125°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only).....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .....	-0.5V to Vcc
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120 mA
Power Dissipation .....	1.0W

## Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 0.3V)

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ <sup>(2)</sup>	Max.	Units
VIH	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level	2.2		5.5	V
	Input HIGH Voltage (I/O pins)		2.0		5.5	V
VIL	Input LOW Voltage	Guaranteed Logic LOW Level	-0.5		0.8	V
	(Input and I/O pins)					
IH	Input HIGH Current (Input pins)	VCC = Max.	VIN = 5.5V		±5	µA
	Input HIGH Current (I/O pins)	VCC = Max.	VIN = VCC		15	µA
IL	Input LOW Current (Input pins)	VCC = Max.	VIN = GND		±5	µA
	Input LOW Current (I/O pins)	VCC = Max.	VIN = GND		15	µA
IOZH	High Impedance Output Current	VCC = Max.	VOUT = VCC		10	µA
	(3-State Output pins)	VCC = Max.	VOUT = GND		10	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA			-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>	-36		-110	mA
IOLD	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>	50		200	mA
VOH	Output HIGH Voltage	VCC = Min.	IOH = -0.1mA	VCC-0.2		V
VOL	Output LOW Voltage	VIN = VIH or VIL	IOH = -8mA			V
			IOH = -24mA	2.0		V
IOS	Short Circuit Current <sup>(4)</sup>	VCC = Min.	IOH = 0.1mA		0.2	V
		VIN = VIH or VIL	IOH = 16mA		0.4	V
			IOH = 24mA		0.5	V
IOFF		VCC = Max. <sup>(3)</sup> , VOUT = GND	-60	-135	-240	mA
		VCC = 0V, VIN or VOUT = 4.5V			100	µA
VH	Input Hysteresis			150		mV
ICCL	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC			1.5	mA
ICCH						
ICCZ						

## Notes:

- For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 3.3, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.

**Power Supply Characteristics**

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
$\Delta I_{CC}$	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6 <sup>(3)</sup>		2.0	30	$\mu A$
	TTL Inputs HIGH		V <sub>IN</sub> = 2.4 V <sup>(3)</sup>		70	500	$\mu A$
I <sub>CCD</sub>	Dynamic Power Supply <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open	V <sub>IN</sub> = V <sub>CC</sub>		50	75	$\mu A / MHz$
		x <sub>OE</sub> = GND	V <sub>IN</sub> = GND				
		One Bit Toggling					
		50% Duty Cycle					
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V		0.6	2.3	mA
		f <sub>i</sub> = 10 MHz	V <sub>IN</sub> = GND				
		50% Duty Cycle	V <sub>IN</sub> = 2.4 V		0.6	2.5	
		x <sub>OE</sub> = GND	V <sub>IN</sub> = GND				
		One Bit Toggling					
		V <sub>CC</sub> = Max., Outputs Open	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V		2.1	4.7 <sup>(5)</sup>	
		f <sub>i</sub> = 2.5 MHz	V <sub>IN</sub> = GND				
		50% Duty Cycle	V <sub>IN</sub> = 2.4 V		2.6	8.5 <sup>(5)</sup>	
		x <sub>OE</sub> = GND	V <sub>IN</sub> = GND				
		16 Bits Toggling					

**Notes:**

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V<sub>CC</sub> = 3.3 V, +25°C ambient.
3. Per TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.

6. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>

$$I_c = I_{CC} + \Delta I_{CC} D_{HTN} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

$$I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CH} \text{ and } I_{CZ} \text{)}$$

$$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$$

$$D_H = \text{Duty Cycle for TTL Inputs High}$$

$$N_T = \text{Number of TTL Inputs at } D_H$$

$$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$$

$$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$$

$$N_{CP} = \text{Number of Clock Inputs at } f_{CP}$$

$$f_i = \text{Input Frequency}$$

$$N_i = \text{Number of Inputs at } f_i$$

All currents are in millamps and all frequencies are in megahertz.



# PRELIMINARY

PI74FCT163373T  
3.3V 16-BIT TRANSPARENT LATCHES

## Switching Characteristics over Operating Range

Parameters	Description	Conditions <sup>(1)</sup>	FCT163373T		FCT163373AT		Unit	
			Com.		Com.			
			Min	Max	Min	Max		
tPLH	Propagation Delay xDx to xOx	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	1.5	8.0	1.5	5.2	ns	
tPLH	Propagation Delay xLE to xOx		2.0	13.0	2.0	8.5	ns	
tPZH	Output Enable Time		1.5	12.0	1.5	6.5	ns	
tPZL	Output Disable Time		1.5	7.5	1.5	5.5	ns	
tSU	Set-up Time HIGH or LOW, xDx to xLE		2.0		2.0		ns	
tH	Hold Time HIGH or LOW, xDx to xLE		1.5		1.5		ns	
tW	xLE Pulse Width HIGH		6.0		5.0		ns	
tsk(o)	Output Skew <sup>(3)</sup>			0.5		0.5	ns	

### Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.