

CLC935, 936, 937, & 938

APPLICATIONS:

- Electronic Imaging
- Digital Communications
- IF sampling
- Radar processing
- FLIR processing
- Instrumentation

DESCRIPTION

The CLC935, CLC936, CLC937, and CLC938 are a pin-compatible family of high-speed high-performance 12-bit Analog-to-Digital converters. All four converters are complete A/D subsystems, including 12-bit quantizer, track-and-hold, and references. This family of ECL compatible A/Ds have maximum sample rates of 15, 20, 25.6, and 30.72 MSPS, allowing the user to optimize performance over a wide range of sample rates without changes to PC boards or fixtures.





The CLC93X parts have excellent dynamic performance characteristics which are thoroughly tested to insure that system performance goals will be met. Sampling at 15MSPS with a 400kHz input signal, the CLC935 achieves a typical 82dBc SFDR and an SNR of 65.5dB. At the other end of the sample range, the CLC938, with a 140MHz track-and-hold bandwidth, maintains a 60dB SNR with a 50MHz input signal.

The CLC93X converter family incorporates a complete two-pass architecture which is constructed from high-speed IC's on a thin-film substrate. Critical DC parameters are laser trimmed to assure accurate part-to-part matching. A CONVERT clock, power, and an analog input signal are all that are required for CLC93X operation.

The CLC93X-XC parts are specified over the commercial temperature range, while the CLC93X-X8C parts are extended temperature range, high reliability versions. All of the parts are packaged in 40-pin, 1.1 inch wide, ceramic DIPs with side-brazed leads for easy access and inspection.

FEATURES:

- Pin-Compatible Family
- Wide Dynamic Range
 - 82dB SFDR; $F_{in} = 400\text{kHz}$
 - 81dB IMD; $F_{in} = 3.5\text{MHz} \& 3.7\text{MHz}$
 - 65dB SNR; $F_{in} = 7\text{MHz}$
- Fast Recovery Time
- 0.6 LSB Differential Linearity Error



CLC935B Electrical Characteristics (+V_{CC} = +5.0V; +V_I = +15.0V; -V_I = -15.0V; -V_{EE} = -5.2V; unless noted)

PARAMETER	CONDITIONS	NOTES	TYP	WORST CASE RATINGS				UNITS	SYMBOL	LEVEL
Case Temperature			+25	+25	0 to +70	-55 to +125		°C		
DYNAMIC CHARACTERISTICS										
small signal bandwidth	V _{IN} = 1/4 FS		150	100	100	100		MHz	SSBW	4,5,6
large signal bandwidth	V _{IN} = FS		130	80	80	80		MHz	LSBW	4,5,6
slew rate			450	300	300	300		V/μs	SR	4,5,6
overvoltage recovery time	V _{IN} = 2FS		14	25	25	25		ns	OR	4,5,6
effective aperture delay			-0.4	-1.5	-2.0	-2.0		ns	TA	4,5,6
aperture jitter			1.67	2.5	3.0	3.0		ps(RMS)	AJ	4,5,6
NOISE and DISTORTION (15MSPS)										
signal-to-noise ratio (not including harmonics)										
404kHz;	FS	A,B	65.6	63	63	61		dB	SNR1	4,5,6
4.984MHz;	FS	A,B	65.4	63	63	61		dB	SNR2	4,5,6
7.225MHz;	FS	A,B	65.2	63	63	61		dB	SNR3	4,5,6
in-band harmonics										
404kHz;	FS-1dB	A	-82.3	-74	-72	-70		dBc	IBH1	4,5,6
4.984MHz;	FS-1dB	A	-78.1	-70	-68	-64		dBc	IBH2	4,5,6
7.225MHz;	FS-1dB	A	-74.2	-68	-66	-62		dBc	IBH3	4,5,6
intermodulation distortion										
f ₁ = 3.49MHz @ FS-7dB; f ₂ = 3.7MHz @ FS-7dB			-81.2					dBc	IMD	
noise-power-ratio	FS-12dB									
dc to 5MHz white noise; 2.7MHz notch			51.0					dB	NPR	
DC ACCURACY and PERFORMANCE										
differential non-linearity	dc; FS		0.6	1.0	1.0	1.0		LSB	DNL	4,5,6
integral non-linearity	dc; FS		1.3	3.0	3.0	3.0		LSB	INL	4,5,6
missing codes			0	0	0	0		codes	MC	4,5,6
bipolar offset error			3.0	15	25	40		mV	VIO	4,5,6
temperature coefficient					250	250		μV/°C	DVIO	4,5,6
bipolar gain error			2.0	5.0	5.0	5.0		%FS	GE	4,5,6
temperature coefficient					0.05	0.05		%FS/°C	DGE	4,5,6
ANALOG INPUT PERFORMANCE										
analog input bias current			10	25	35	45		μA	IBN	4,5,6
temperature coefficient			100		250	250		nA/°C	DIBN	4,5,6
analog input resistance			80	25	25	25		kΩ	RIN	4,5,6
analog input capacitance			3.5	5.5	5.5	5.5		pF	CIN	4,5,6
DIGITAL INPUTS										
input voltage	logic LOW			-1.5	-1.5	-1.5		V	VIL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VIH	1,2,3
input current	logic LOW			1.0	1.0	1.0		mA	IIL	1,2,3
	logic HIGH			1.0	1.0	1.0		mA	IIH	1,2,3
DIGITAL OUTPUTS										
output voltage	logic LOW			-1.5	-1.5	-1.5		V	VOL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VOH	1,2,3
TIMING										
maximum conversion rate		A	15	15	15	15		MSPS	CR	9,10,11
minimum conversion rate			0	0	0	0		MSPS	CRM	9,10,11
data hold time			6.0	4.0	3.0	3.0		ns	THLD	9,10,11
POWER REQUIREMENTS										
supply current (+V _{CC} = +5.0V)	15MSPS	A,B	146	175	175	175		mA	ICC	1,2,3
supply current (-V _{EE} = -5.2V)	15MSPS	A,B	647	750	750	750		mA	IEE	1,2,3
supply current (+V _I = +15.0V)	15MSPS	A,B	16	20	20	20		mA	I1	1,2,3
supply current (-V _I = -15.0V)	15MSPS	A,B	28	35	35	35		mA	I2	1,2,3
nominal power dissipation	15MSPS		4.75					W	PD	

Test Notes

- A) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C, +125°C;
COMMERCIAL units are tested at +25°C, guaranteed at 0° & 70°C.
B) Specification is GROUP A inspection test.

Test Level
















Test levels are derived from mil spec SUBGROUPS.
Static Tests 1) +25°C 2) +125°C 3) -55°C
Dynamic Tests 4) +25°C 5) +125°C 6) -55°C
Functional Tests 7) +25°C 8) +125°C and -55°C
Switching Tests 9) +25°C 10) +125°C 11) -55°C

Note: Junction temperature rise above case = 16°C; θ_{JA} = 16°C/W; θ_{CA} = 7°C/W @ 500LFPM. Use of a CHO-THERM® #T274, from Chemetrics (1-800-225-1936), can lower case-to-ambient rise.

Comlinear reserves the right to change specifications without notice.

June 1994

CLC935B Typical Performance Characteristics ($T_c = 35^\circ\text{C}$; 15 MSPS)



7

CLC936C Electrical Characteristics (+V_{CC} = +5.0V; +V_I = +15.0V; -V₂ = -15.0V; -V_{EE} = -5.2V; unless noted)

PARAMETER	CONDITIONS	NOTES	TYP	WORST CASE RATINGS				UNITS	SYMBOL	LEVEL
Case Temperature			+25	+25	0 to +70	-55 to +100*		°C		
DYNAMIC CHARACTERISTICS										
small signal bandwidth	V _{IN} = 1/4 FS		160	110	110	110		MHz	SSBW	4,5,6
large signal bandwidth	V _{IN} = FS		140	90	90	90		MHz	LSBW	4,5,6
slew rate			450	300	300	300		V/μs	SR	4,5,6
overvoltage recovery time	V _{IN} = 2FS		14	25	25	25		ns	OR	4,5,6
effective aperture delay			-0.4	-1.5	-2.0	-2.0		ns	TA	4,5,6
aperture jitter			1.8	3.5	3.5	3.5		ps(RMS)	AJ	4,5,6
NOISE and DISTORTION (20MSPS)										
signal-to-noise ratio (not including harmonics)										
410kHz;	FS		65.0	62	61	59		dB	SNR1	4,5,6
4.985MHz;	FS	A,B	64.6	62	61	59		dB	SNR2	4,6
9.663MHz;	FS	A,B	64.3	62	61	59		dB	SNR3	4,6
in-band harmonics										
410kHz;	FS-1dB		-75.6	-70	-68	-64		dBc	IBH1	4,5,6
4.985MHz;	FS-1dB	A	-73.8	-66	-62	-60		dBc	IBH2	4,6
9.663MHz;	FS-1dB	A	-72.4	-64	-60	-60		dBc	IBH3	4,6
intermodulation distortion										
f ₁ =4.30MHz@FS-7dB; f ₂ =4.49MHz@FS-7dB			-72.2					dBc	IMD	
noise-power-ratio	FS-12dB									
dc to 7.5MHz white noise; 5MHz notch			50.6					dB	NPR	
DC ACCURACY and PERFORMANCE										
differential non-linearity	dc; FS		0.6	1.0	1.0	1.0		LSB	DNL	4,5,6
integral non-linearity	dc; FS		1.4	2.5	3.5	5.0		LSB	INL	4,5,6
missing codes			0	0	0	0		codes	MC	4,5,6
bipolar offset error			3.0	15	25	40		mV	VIO	4,5,6
temperature coefficient					250	250		μV/°C	DVIO	4,5,6
bipolar gain error			0.6	5.0	5.0	5.0		%FS	GE	4,5,6
temperature coefficient					0.05	0.05		%FS/°C	DGE	4,5,6
ANALOG INPUT PERFORMANCE										
analog input bias current			10	25	35	45		μA	IBN	4,5,6
temperature coefficient			100		250	250		nA/°C	DIBN	4,5,6
analog input resistance			80	25	25	25		kΩ	RIN	4,5,6
analog input capacitance			3.5	5.5	5.5	5.5		pF	CIN	4,5,6
DIGITAL INPUTS										
input voltage	logic LOW			-1.5	-1.5	-1.5		V	VIL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VIH	1,2,3
input current	logic LOW			1.0	1.0	1.0		mA	IIL	1,2,3
	logic HIGH			1.0	1.0	1.0		mA	IIH	1,2,3
DIGITAL OUTPUTS										
output voltage	logic LOW			-1.5	-1.5	-1.5		V	VOL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VOH	1,2,3
TIMING										
maximum conversion rate		A,C	20	20	20	20		MSPS	CR	9,10,11
minimum conversion rate			0	0	0	0		MSPS	CRM	9,10,11
data hold time			7.0	5.0	4.0	4.0		ns	THLD	9,10,11
POWER REQUIREMENTS										
supply current (+V _{CC} = +5.0V)	20MSPS	A,B,C	158	200	200	200		mA	ICC	1,2,3
supply current (-V _{EE} = -5.2V)	20MSPS	A,B,C	735	850	850	850		mA	IEE	1,2,3
supply current (+V _I = +15.0V)	20MSPS	A,B,C	10	20	20	20		mA	I1	1,2,3
supply current (-V ₂ = -15.0V)	20MSPS	A,B,C	35	45	45	45		mA	I2	1,2,3
nominal power dissipation	20MSPS		5.28					W	PD	

Test Notes

- A) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C, +100°C;
COMMERCIAL units are tested at +25°C, guaranteed at 0° & 70°C.
B) Specification is GROUP A inspection test.
C) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C and +125°C.
















*Note: operating temperature range is -55°C to +125°C; however, the device is specified over the above listed temperature range.

Note: Junction temperature rise above case = 16°C; θ_{CA} = 16°C/W; θ_{CA} = 7°C/W @ 500LFPM. Use of a CHO-THERM® #T274, from Chemetrics (1-800-225-1936), can lower case-to-ambient rise.

Test Level

Test levels are derived from mil spec SUBGROUPS.
Static Tests 1) +25°C 2) +125°C 3) -55°C
Dynamic Tests 4) +25°C 5) +125°C 6) -55°C
Functional Tests 7) +25°C 8) +125°C and -55°C
Switching Tests 9) +25°C 10) +125°C 11) -55°C

CLC936C Typical Performance Characteristics ($T_c = 35^\circ\text{C}$; 20 MSPS)



CLC937B Electrical Characteristics (+V_{CC} = +5.0V; +V_I = +15.0V; -V₂ = -15.0V; -V_{EE} = -5.2V; unless noted)

PARAMETER	CONDITIONS	NOTES	TYP	WORST CASE RATINGS				UNITS	SYMBOL	LEVEL
Case Temperature			+25	+25	0 to +70	-55 to +100*		°C		
DYNAMIC CHARACTERISTICS										
small signal bandwidth	V _{IN} = 1/4 FS		160	100	100	100		MHz	SSBW	4,5,6
large signal bandwidth	V _{IN} = FS		140	100	100	100		MHz	LSBW	4,5,6
slew rate			450	300	300	300		V/μs	SR	4,5,6
overvoltage recovery time	V _{IN} = 2FS		56	80	80	80		ns	OR	4,5,6
effective aperture delay			1.0	2.5	2.5	2.5		ns	TA	4,5,6
aperture jitter			2.4	3.5	3.5	3.5		ps(RMS)	AJ	4,5,6
NOISE and DISTORTION (25.6MSPS)										
signal-to-noise ratio (not including harmonics)										
425kHz;	FS		64.8	61	61	59		dB	SNR1	4,5,6
4.831MHz;	FS	A,B	64.2	61	61	58		dB	SNR2	4,6
9.893MHz;	FS	A,B	64.0	61	61	57		dB	SNR3	4,6
in-band harmonics										
425kHz;	FS-1dB		-73.3	-68	-66	-63		dBc	IBH1	4,5,6
4.831MHz;	FS-1dB	A	-72.4	-65	-64	-60		dBc	IBH2	4,6
9.893MHz;	FS-1dB	A	-71.0	-62	-62	-60		dBc	IBH3	4,6
intermodulation distortion										
f ₁ =4.71MHz @ FS-7dB; f ₂ =4.89MHz @ FS-7dB			-71.0					dBc	IMD	
noise-power-ratio	FS-12dB									
dc to 10MHz white noise; 5MHz notch			51.0					dB	NPR	
DC ACCURACY and PERFORMANCE										
differential non-linearity	dc; FS		0.8	2.0	2.0	2.0		LSB	DNL	4,5,6
integral non-linearity	dc; FS		2.0	3.5	4.5	6.0		LSB	INL	4,5,6
missing codes			0	0	0	0		codes	MC	4,5,6
bipolar offset error			1.3	15	25	40		mV	VIO	4,5,6
temperature coefficient					250	250		μV/°C	DVIO	4,5,6
bipolar gain error			2.0	5.0	5.0	5.0		%FS	GE	4,5,6
temperature coefficient					0.05	0.05		%FS/°C	DGE	4,5,6
ANALOG INPUT PERFORMANCE										
analog input bias current			10	25	35	45		μA	IBN	4,5,6
temperature coefficient			100		250	250		nA/°C	DIBN	4,5,6
analog input resistance			80	25	25	25		kΩ	RIN	4,5,6
analog input capacitance			3.5	5.5	5.5	5.5		pF	CIN	4,5,6
DIGITAL INPUTS										
input voltage	logic LOW			-1.5	-1.5	-1.5		V	VIL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VIH	1,2,3
input current	logic LOW			1.0	1.0	1.0		mA	IIL	1,2,3
	logic HIGH			1.0	1.0	1.0		mA	IIH	1,2,3
DIGITAL OUTPUTS										
output voltage	logic LOW			-1.5	-1.5	-1.5		V	VOL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1		V	VOH	1,2,3
TIMING										
maximum conversion rate		A,C	25.6	25.6	25.6	25.6		MSPS	CR	9,10,11
minimum conversion rate			0	0	0	0		MSPS	CRM	9,10,11
data hold time			4.0	2.0	2.0	2.0		ns	THLD	9,10,11
POWER REQUIREMENTS										
supply current (+V _{CC} = +5.0V)	25.6MSPS	A,B,C	420	500	500	500		mA	ICC	1,2,3
supply current (-V _{EE} = -5.2V)	25.6MSPS	A,B,C	897	980	980	980		mA	IEE	1,2,3
supply current (+V _I = +15.0V)	25.6MSPS	A,B,C	1.5	3.0	3.0	3.0		mA	I1	1,2,3
supply current (-V ₂ = -15.0V)	25.6MSPS	A,B,C	37.5	45	45	45		mA	I2	1,2,3
nominal power dissipation	25.6MSPS		7.35					W	PD	

Test Notes

- A) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C, +100°C;
COMMERCIAL units are tested at +25°C, guaranteed at 0° & 70°C.
B) Specification is GROUP A inspection test.
C) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C and +125°C.
















*Note: operating temperature range is -55°C to +125°C; however, the device is specified over the above listed temperature range.

Note: Junction temperature rise above case ≈ 16°C; θ_{CA} = 16°C/W; θ_{CA} = 7°C/W @ 500LFPM. Use of a CHO-THERM® #T274, from Chemetrics (1-800-225-1936), can lower case-to-ambient rise.

Test Level

Test levels are derived from mil spec SUBGROUPS.
Static Tests 1) +25°C 2) +125°C 3) -55°C
Dynamic Tests 4) +25°C 5) +125°C 6) -55°C
Functional Tests 7) +25°C 8) +125°C and -55°C
Switching Tests 9) +25°C 10) +125°C 11) -55°C

CLC937B Typical Performance Characteristics (Tc = 35°C; 25.6 MSPS)



CLC938C Electrical Characteristics (+V_{CC} = +5.0V; +V_I = +15.0V; -V_I = -15.0V; -V_{EE} = -5.2V; unless noted)

PARAMETER	CONDITIONS	NOTES	TYP	WORST CASE RATINGS			UNITS	SYMBOL	LEVEL
Case Temperature			+25	+25	0 to +70	-55 to +85*	°C		
DYNAMIC CHARACTERISTICS									
small signal bandwidth	V _{IN} = 1/4 FS		160	100	100	100	MHz	SSBW	4,5,6
large signal bandwidth	V _{IN} = FS		140	100	100	100	MHz	LSBW	4,5,6
slew rate			350	250	250	250	V/μs	SR	4,5,6
overvoltage recovery time	V _{IN} = 2FS		56	80	80	80	ns	OR	4,5,6
effective aperture delay			1.0	2.5	2.5	2.5	ns	TA	4,5,6
aperture jitter			1.78	3.5	3.5	3.5	ps(RMS)	AJ	4,5,6
NOISE AND DISTORTION (30.72MSPS)									
signal-to-noise ratio (not including harmonics)									
405kHz;	FS	A,B	64.6	61	60	58	dB	SNR1	4,5,6
4.897MHz;	FS		64.0	61	60	57	dB	SNR2	4,6
9.367MHz;	FS	A,B	63.7	61	60	56	dB	SNR3	4,6
in-band harmonics									
405kHz;	FS-1dB		72.2	-67	-65	-62	dBc	IBH1	4,5,6
4.897MHz;	FS-1dB	A	71.4	-64	-62	-60	dBc	IBH2	4,6
9.367MHz;	FS-1dB	A	70.6	-61	-60	-59	dBc	IBH3	4,6
intermodulation distortion									
f ₁ =6.65MHz @ FS-7dB; f ₂ =6.85MHz @ FS-7dB			-72.0				dBc	IMD	
noise-power-ratio	FS-12dB								
dc to 11.5MHz white noise; 5MHz notch			51.1				dB	NPR	
DC ACCURACY and PERFORMANCE									
differential non-linearity	dc; FS		1.2	2.0	2.0	2.0	LSB	DNL	4,5,6
integral non-linearity	dc; FS		2.4	3.5	4.5	6.0	LSB	INL	4,5,6
missing codes			0	0	0	0	codes	MC	4,5,6
bipolar offset error				15	25	40	mV	VIO	4,5,6
temperature coefficient					250	250	μV/°C	DVIO	4,5,6
bipolar gain error				5.0	5.0	5.0	%FS	GE	4,5,6
temperature coefficient					0.05	0.05	%FS/°C	DGE	4,5,6
ANALOG INPUT PERFORMANCE									
analog input bias current			10	25	35	45	μA	IBN	4,5,6
temperature coefficient			100		250	250	nA/°C	DIBN	4,5,6
analog input resistance			80	25	25	25	kΩ	RIN	4,5,6
analog input capacitance			3.5	5.5	5.5	5.5	pF	CIN	4,5,6
DIGITAL INPUTS									
input voltage	logic LOW			-1.5	-1.5	-1.5	V	VIL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1	V	VIH	1,2,3
input current	logic LOW			1.0	1.0	1.0	mA	IIL	1,2,3
	logic HIGH			1.0	1.0	1.0	mA	IIH	1,2,3
DIGITAL OUTPUTS									
output voltage	logic LOW			-1.5	-1.5	-1.5	V	VOL	1,2,3
	logic HIGH			-1.1	-1.1	-1.1	V	VOH	1,2,3
TIMING									
maximum conversion rate		A,C	30.72	30.72	30.72	30	MSPS	CR	9,10,11
minimum conversion rate			0	0	0	0	MSPS	CRM	9,10,11
data hold time			4.0	2.0	2.0	2.0	ns	THLD	9,10,11
POWER REQUIREMENTS									
supply current (+V _{CC} = +5.0V)	30.72MSPS	A,B,C	216	275	275	275	mA	ICC	1,2,3
supply current (-V _{EE} = -5.2V)	30.72MSPS	A,B,C	910	1100	1100	1100	mA	IEE	1,2,3
supply current (+V _I = +15.0V)	30.72MSPS	A,B,C	1.5	3.0	3.0	3.0	mA	I1	1,2,3
supply current (-V _I = -15.0V)	30.72MSPS	A,B,C	34	45	45	45	mA	I2	1,2,3
nominal power dissipation	30.72MSPS		6.57				W	PD	

Test Notes

- A) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C, +85°C;
COMMERCIAL units are tested at +25°C, guaranteed at 0° & 70°C.
B) Specification is GROUP A inspection test.
C) Specification is 100% tested.
MILITARY units are tested at -55°C, +25°C and +125°C.
















*Note: operating temperature range is -55°C to +125°C; however, the device is specified over the above listed temperature range.

Note: Junction temperature rise above case = 16°C; θ_{JA} = 16°C/W; θ_{CA} = 7°C/W @ 500LFPM. Use of a CHO-THERM® #T274, from Chemetrics (1-800-225-1936), can lower case-to-ambient rise.

Test Level

Test levels are derived from mil spec SUBGROUPS.
Static Tests 1) +25°C 2) +125°C 3) -55°C
Dynamic Tests 4) +25°C 5) +125°C 6) -55°C
Functional Tests 7) +25°C 8) +125°C and -55°C
Switching Tests 9) +25°C 10) +125°C 11) -55°C

CLC938C Typical Performance Characteristics (Tc = 35°C; 30.72 MSPS)



Recommended Operating Conditions

positive supply voltage (+V _{CC})	+5V ±5%
positive supply voltage (+V _I)	+15V ±5%
negative supply voltage (-V _{EE})	-5.2V ±5%
negative supply voltage (-V _I)	-15V ±5%
differential voltage between any two GND's	<10mV
analog input voltage range (Full Scale)	±1.0V
digital input voltage range	-2.0V to 0.0V

Absolute Maximum Ratings*

positive supply voltage (+V _{CC})	-0.5 to +7.0V
positive supply voltage (+V _I)	-0.5 to +18V
negative supply voltage (-V _{EE})	+0.5 to -7.0V
negative supply voltage (-V _I)	+0.5 to -18.0V
differential voltage between any two GND's	200mV
analog input voltage range	-V _{EE} to +V _{CC}
digital input voltage range	+0.5V to -V _{EE}
gain adjust voltage range	-V _{EE} to +V _{CC}
output short circuit duration (one pin to ground)	Infinite
junction Temperature	+175°C
operating Temperature Range	
CLC93XXC	0°C to +70°C
CLC93XX8C	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Solder Duration (+300°C)	10 sec

* Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability.

Pinout & Pin Description and Usage

GROUND	1	△	40	SIGNAL GROUND
+V _{CC} , +5.0V	2		39	V _{IN}
-V _{EE} , -5.2V	3		38	SIGNAL GROUND
DNC	4		37	(See Note 1)
DNC	5		36	(See Note 2)
(INVERTED MSB) D1	6		35	V _{REF} OUT (+2.5V)
(MSB) D1	7		34	+15V
D2	8		33	GAIN ADJUST
D3	9		32	-15V
D4	10		31	-V _{EE} , -5.2V
D5	11		30	GROUND
D6	12		29	DNC
D7	13		28	DNC
D8	14		27	-V _{EE} , -5.2V
D9	15		26	+V _{CC} , +5.0V
D10	16		25	DATA INV.
D11	17		24	CONVERT
(LSB) D12	18		23	CONVERT
DNC	19		22	-V _{EE} , -5.2V
DNC	20		21	GROUND

Note 1)

Pin 37 has the following designation:

CLC935 & CLC936:	OFFSET ADJUST
CLC937 & CLC938:	DNC

Note 2)

Pin 38 has the following designation:

CLC935 & CLC936:	OFFSET REFERENCE
CLC937 & CLC938:	DNC

ECL-Level Digital Inputs

- CONVERT, CONVERT** (Pins 23, 24): "Differential Convert Command" initiates a new conversion cycle on the rising edge of CONVERT.
- DATA INV** (Pin 25): DATA INVERT is an active HIGH (grounded) ECL input which causes the data outputs [D1 to D12] to be inverted. In normal operation, DATA INV is left floating or tied to ECL logic LOW.

ECL-Level Digital Outputs (Note: all ECL digital outputs have internal series resistances such that Z_{out} = 50Ω±3Ω)

- (MSB) D1-D12** (Pins 7 to 18): Digital Data Outputs. D1 is the MSB; D12 is the LSB. In their normal state, the digital outputs offer Offset Binary output coding.
- (MSB) D1** (Pin 6): Inverted version of the MSB, used for 2's Complement coding.

Analog Input

- V_{IN}** (Pin 39): Analog input with a 2.0V_{pp} input range from +1.00V to -1.00V.
- GAIN ADJUST** (Pin 33): The GAIN ADJUST has a +4V to +1V input range and scales the analog input full-scale range by -10% to +10% respectively. If unused, Gain Adjust should be left floating.

Miscellaneous

- V_{REF} (+2.5V)** (Pin 35): V_{REF} is a highly stable +2.500V voltage reference. (Recommended current drain ≤2mA.)
- D.N.C** (Pins 4, 5, 19, 20, 28, 29, [36,37 CLC937 & CLC938]): Do Not Connect.
- OFFSET ADJUST** (Pin 36, CLC935 & CLC936): OFFSET ADJUST has a GROUND to OFFSET REFERENCE input range and scales the analog input offset by ±0.1V. If unused, OFFSET ADJUST should be left floating.
- OFFSET REFERENCE** (Pin 37, CLC935 & CLC936): OFFSET REFERENCE tracks gain adjustments and is used for offset voltage adjustment.

Power and Ground

- +5V**, Pins 2,26; **+15V**, Pin 34; **-5.2V**, Pins 3, 22, 27, 31; **-15V**, Pin 32; **GROUND**, Pins 1, 21, 30, 38, 40.

Discussion of CLC93X Plots and Specifications

Some of the preceeding performance plots require more explanation than is feasible in the caption. This section goes into more detail as to how these plots were generated, and how they might be utilized. Additional information can be found in the application note AD-01 ... Designing with High-Performance A/D converters"

Spectral Plots

Three frequency spectrum plots are shown for each of the CLC93X ADCs. Low and High "Nyquist - band" ($<F_s/2$) single tone input frequencies were selected along with a "super - Nyquist" ($>F_s/2$) tone. FFT analysis were performed using 4K point (4096), rectangular windowed data. Valid ADC input frequencies were chosen to land within the center of a prime numbered FFT frequency bin.

SFDR and SNR vs Input level Plots

Fixed frequency input amplitude sweeps were run and the 4K point FFT analysis summary plotted for the three Spectral Plot input frequencies. Signal to Noise Ratio (SNR) is the power ratio between the fundamental and the spectral noise (the first 10 harmonics are excluded from the noise power calculation). As the signal level is reduced from full scale, the noise power remains relatively constant. This results in a backward declining straight line shown as SNR vs Input Amplitude. In some converters the 'noise' is not independent of the input signal level and hence the line's slope may vary.

The Spur-Free Dynamic Range (SFDR) performance is less uniform. SFDR is the magnitude ratio of the fundamental to the next largest spectral line. ADC differential & integral linearity, along with sample to sample step magnitude, create a unique spectral response for each ADC and operating condition. Because sub-ranging ADCs are susceptible to conversion errors at their "coarse-quantization" thresholds (see Principle of Operation), spectral variations become less predictable at these operating points. Special care has been taken in the design of these converters to minimize the characteristic SFDR performance dip in the -20 to -40 dBFS input amplitude ranges.

SNR and SFDR vs Conversion Rate

The CLC93X converters have asynchronous timing schemes which are triggered by the rising edge of the CONVERT clock. The conversion sequence timing is fixed for each ADC; the faster the converter, the shorter the conversion sequence. When the conversion cycle is complete, the T/H amplifier resumes its "track" mode of operation. Because of this timing scheme, ADC performance is relatively independent of sample rate. Increased dynamic performance at slower rates can be achieved by choosing the appropriate converter within the 93X family.

SNR, and SFDR vs Input Frequency

These plots show the variation in converter performance relative to analog input frequency. Input frequencies to about 65MHz (the Large Signal Bandwidth) are included, and can be useful for under-sampled applications. Beyond the Large Signal Bandwidth, performance for large signals degrades quickly. The small-signal-bandwidth (measured with analog inputs below 500mV_{pp}) performance does not degrade until around 135MHz.

Two Tone Linearity Spectrum

In a linear system, the input signal can be viewed mathematically as a superposition of sinusoids (Fourier Transform). The system output can be predicted by the superpositioning of the individual

effects on each of the sinusoid inputs. For example, if a linear network is presented with a single tone signal F_1 and the result is an attenuation by a factor A_1 , and it is then presented with another frequency F_2 attenuated by A_2 through the system, then the expected output for an input of $F_1 + F_2$ would be $A_1 F_1 + A_2 F_2$. If the network is not linear, the output will contain frequency components in addition to those present at the input. The most common products likely to be present in the output are at $M F_1 \pm N F_2$, where M and N are integers, and F_1 and F_2 are the two input frequencies.

In the *Two-Tone IMD* plots, two sinusoids are passively filtered and summed to comprise the ADC input. The Vin peak to peak magnitude is set so that the ADC is operating at -1dBFS and the test tone frequencies are shown on the various plots.

Differential & Integral Linearity plots

Differential Non-Linearity (DNL) is computed by collecting a large data series and calculating the difference between its code density and the code density of an ideal sine-wave. The ADC is sampled at its rated maximum conversion rate with a low frequency (approx 400KHz), -1dBFS sine-wave input. The Integral Non-Linearity (INL) is computed by fitting the summed DNL data to a straight line. Deviations of either DNL or INL are usually specified in fractional Quantization levels (LSBs). DNL describes the code to code uniformity.

Digital I/O Timing plot

The digital outputs make their transition and become valid T_{DVS} after the rising edge of the CONVERT signal. The actual time to this transition varies slightly from output bit to output bit. The amount of this variation is small and well within the timing needs of most systems. In the I/O Timing plot, the transition of the 6 most significant output bits are shown with reference to the CONVERT clock.

Noise Power Ratio (NPR) plots

NPR testing simulates multichannel communication applications. The ADC input is comprised of broadband random noise (Nyquist band limited) with a deep, narrow band of noise notched out. The NPR is simply the depth of the notch in the FFT spectrum. The non-coherent nature of the input signal requires that the data be windowed in order to minimize spectral "leakage" into adjacent FFT filter bins. A four term window function similar to Blackman-Harris was used on 4K point data sets and 10 FFT results were averaged. The input power is varied until a peak NPR figure is found. Distortion products from outside the notched band fall into the FFT notch and degrade NPR. Thus, channel to channel isolation can be determined.

Overdrive Recovery plots

These plots indicate ADC time domain settling from a 50% overdrive condition. A very fast, +1.5V or -1.5V to 0.00V pulse, with a period slightly shorter (100ps) than that of the CONVERT clock, is used as the input source. The ADC is therefore "slipped" through the input waveform and the output data is plotted after being smoothed using a 5 point sliding average. The slip rate (period difference between clock and input) and data point number are used to generate the time axis. For the sake of plot resolution, only fine settling is shown.

Understanding A/D Dynamic Specifications

Analog-to-Digital converters are specified in many ways. As a component achieves higher performance, its specifications and their definitions can become more critical. Fortunately, the vast number of converter applications can generally be placed into one of two classes. These are processed data and non-processed data applications. The distinction seems quite simple but the split implies a completely different approach in specifying A/D converters for a given application.

The processed data area includes the frequency domain applications which employ Fourier processing (FFT). Also in this category are the highly averaged applications, usually concerned with low noise. In each case, the converter's data is averaged or convolved mathematically. This processing reduces the apparent noise level in the output data. For FFTs, the noise is simply spread over a large number of frequency bins. For simple averaging approaches, the Gaussian distribution of noise is greatly reduced, appearing to increase the converter's resolution. Processed applications include radar, network and spectrum analyzers, communications receivers, etc.

The non-processed applications tend to take the converter's data in its original form with very little processing. This means that the noise reduction benefits of the processed applications are not seen. The non-processed area is composed primarily of time domain applications like imaging, DSO's, ultrasound, etc.

The processed vs. non-processed issue has several implications in terms of converter specifications. For the non-processed (time domain) systems the dominant converter specifications deal with noise (SNR) and converter accuracy (DNL). The converter's quantization noise and input stage noise dominate converter accuracy. The harmonic distortion (primarily INL) of the converter is generally of little interest given that most time domain applications present data for visual analysis and tend to focus on "local" accuracy rather than over the full input range. "Local" accuracy is best described through the standard noise measurements, such as SNR and DNL.

In the frequency domain application areas, the noise of the converter is processed to the point where, for almost all systems, it is no longer of issue. This is manifested as a reduction in the apparent noise floor. The actual RMS noise is not reduced, but is spread over more and more frequency bins as processing levels are increased. Unfortunately, the harmonic distortion performance of the converter is not affected by increased processing. This makes the harmonic performance, or more specifically the spurious performance, the dominant error source for frequency domain applications. SFDR becomes the dominant specification for determining converter performance in the frequency domain.

Signal-to-Noise Ratio (SNR) is the ratio of the power contained in the fundamental signal compared to the power contained in the entire noise floor. That is to say all individual noise components are added together to arrive at an integrated noise power. For SNR, harmonic power is excluded from the noise measurement. SNR is particularly important in time domain applications like digital image processing and infrared imaging, where conversion accuracy can be heavily degraded by integrated noise.


Signal-to-Noise-and-Distortion (SINAD) is the ratio of the fundamental signal power to the power at all other frequencies. This includes all noise as well as all harmonics. SINAD is a worst

case specification for A/D converters, combining variables from both frequency and time domains. The value of SINAD in high-performance converter applications is not clear since it does not accurately predict the best converter for a given application. Because data converter applications tend to fall into either noise-sensitive time-domain applications or distortion-sensitive frequency-domain applications, SINAD is not specified for the CLC93X data converters.

Total Harmonic Distortion (THD) is the combined power of a specified number of harmonics, compared to the power of the fundamental signal. Harmonics are located at predictable frequencies, spaced at integer multiples of the fundamental signal. For example, a 1MHz fundamental would generate harmonics at 2MHz, 3MHz, 4MHz, ... and so on. In practice, only the first five harmonics contribute significantly to THD, although more may be included in the measurement. THD does not tend to apply well in frequency domain applications which are by their nature very SFDR oriented. In time domain applications, THD is indicative of full-scale input range distortion, however the high-performance time domain applications are generally most interested in local distortion performance. Local distortion and accuracy is dominated by DNL. The use of THD for applications requiring local performance is not likely to yield accurate or repeatable results and therefore THD does not appear in the CLC93X specifications.

Spurious-Free-Dynamic-Range (SFDR) is the "clean" dynamic range of the converter, free from harmonic and spurious signals. SFDR is ratio of the power of the fundamental compared to the power of the next largest component in the frequency spectrum. The SFDR specification is especially important to frequency domain applications which perform Fourier transforms to analyze the converter's output data. Processed applications like radar and network analyzers are typical areas where SFDR offers a direct prediction of converter's performance at both the system and component levels. SFDR is the single best specification for selecting a converter to be used in a frequency domain application.

In-Band Harmonics (IBH) is the ratio of the power of the fundamental compared to the power of the single largest harmonic. This specification is very similar to SFDR, but since it only considers a fairly limited number of harmonics, it is potentially an incomplete gauge of converter performance. SFDR is more stringent and should be used whenever possible in lieu of IBH.




Typical Frequency Spectrum and its Components

Applications Information

In high-speed data acquisition systems, overall performance is often determined by the A/D converter. Accordingly, special attention should be given to the data converter, its operation, and its environment. To assist in this process, information on these critical items has been included in this data sheet. Additional information on using high-performance A/D converters can also be found in Comlinear Corporation application note AD-01.

Principle of Operation

Each of the CLC93X family is a complete two step, subranging A/D converter, with input buffering, internal track-and-hold, quantizer, and all necessary voltage references. The block diagram for the CLC93X data converters is shown below.




CLC93X Functional Block Diagram

The conversion cycle is initiated on the rising edge of the CONVERT signal. The analog input is sampled by the track-and-hold amplifier and is then digitized with an 8-bit digitizer. The 6 MSBs of this conversion are the "coarse-quantization", which drive a 14-bit accurate DAC to match the input level. The DAC output is then subtracted from the original analog input to generate an error signal, which is then digitized. The two digitized results are combined to form the 12-Bit accurate output. Error correction and ECL output buffering are also provided by each of the CLC93X converters.

Analog Input Driving Circuits

The high dynamic range of the CLC93X family places high demands on any analog processing circuitry that precedes the data converter. This is particularly true in the area of harmonic distortion where the A/D's performance often exceeds -80dBc. Fortunately, the each employs an internal buffer for the analog input, and external buffering circuits are usually not required. Both the CLC207 and the CLC409 amplifiers can be configured for better than -80dBc harmonic distortion (note that the CLC207 does support 12-bit settling performance necessary for "time domain" applications). This makes them ideal choices for any analog signal conditioning or buffering that may be required.



Analog Input Buffering


Gain Adjust

Each of the CLC93X data converter's input range can be adjusted $\pm 10\%$ from its nominal $\pm 1V$ range. The input range is controlled by adjusting the gain of the internal input buffer. This

gain is controlled by the applied voltage at the GAIN ADJUST (pin33). The relationship between applied voltage at pin 33 and the analog input range is:

$$\text{analog input range} = \pm [2V + (0.129)(V_{\text{GAIN ADJUST}} - 2.5V)]$$

GAIN ADJUST pin(33) Voltage	Analog Input Range
1.0V	1.8V _{PP}
2.5V or open	2.0V _{PP}
4.0V	2.2V _{PP}




Analog Input Range Adjust Circuit

A resistor from GAIN ADJUST to ground provides a second method of adjusting the analog input range. This technique will decrease the data converter's gain and increase the analog input range.

$$R = \frac{774 - 4.800 \Delta}{\Delta}$$

Where Δ is the gain change factor, i.e. 0.01 equals 1% change.




Alternate Input Range Adjust Circuit

Offset Adjust (CLC935 & CLC936)

Typically the center of the $\pm 1V$ analog input range is laser trimmed to 0V during construction. By applying a voltage at the OFFSET ADJUST (pin 36), the analog input offset can be adjusted approximately $\pm 100mV$ around ground. The applied voltage at pin 36 can range from GROUND to $V_{\text{OFFSET REFERENCE}}$. If the OFFSET REFERENCE (pin 37) voltage is used to generate the applied OFFSET ADJUST voltage, adjustments in the analog input range *offset* will track any adjustments made to the analog input range *gain*. Analog input range gain and offset adjustments are tightly coupled when the OFFSET REFERENCE is used to generate the OFFSET ADJUST applied voltage. Self-calibration techniques for adjusting offset and gain should use OFFSET REFERENCE in adjusting the offset.

Analog input offset and gain adjustments can be made independent of each other if the $V_{\text{REF OUT}}$ (pin 35) is used to generate the applied OFFSET ADJUST voltage instead of the OFFSET REFERENCE voltage. If the $V_{\text{REF OUT}}$ approach is adopted, the CLC935/CLC936 offset and gain will be independent of each other, but will likely need an iterative adjustment approach where both offset and gain are successively adjusted until the desired result is obtained.

Offset Adjust Range pin (36)	Analog Input Offset
$V_{\text{OFFSET REFERENCE}}$ open	+100mV
GROUND	0mV
	-100mV



Offset Adjust Circuit

The OFFSET ADJUST and GAIN ADJUST pins are sensitive to noise; and should be bypassed to ground with 0.1μF ceramic capacitors. If the OFFSET ADJUST and GAIN ADJUST pins are not used, then they should be left floating.

CONVERT Clock Generation

All high-speed high-resolution A/D converters are sensitive to the CONVERT clock quality. With a full scale 7MHz analog input signal, the slew rate at the 0V crossing is 90LSB/ns. An error (jitter) of as little as 5ps in the clock edge will yield a 0.5LSB error at the A/D output. This is as great or greater than any other error source likely to be present. This type of clock error or clock jitter is most easily seen in the form of poor SNR (signal-to-noise ratio). If the SNR is below expectations, clock jitter should be investigated.


$$\text{SNR}_{\text{MAX}} = 20 \log \left[\frac{1}{2\pi f_{\text{in}} \text{jitter}_{\text{RMS}}} \right]$$

where...

$$\text{jitter}_{\text{RMS}} = \sqrt{(\text{clock jitter}_{\text{RMS}})^2 + (\text{analog jitter}_{\text{RMS}})^2}$$

It should also be noted that jitter in the analog input source will have the same detrimental effect on SNR. Analog input signal jitter is usually only a problem in evaluation setups, and does not generally present a problem in full systems.

Low-jitter crystal controlled oscillators make the best CONVERT clock sources. If the CONVERT clock is generated from another type of source, by gating, dividing or other method, it should be registered by the original clock as the last step. This should keep jitter terms from compounding.



Sine to ECL Conversion Circuit

For variable frequency CONVERT clocks, low-phase-noise frequency synthesizers like the Fluke 6080A or the HP8662 are good choices. Sinusoidal sources of this type will require a sine-to-ECL conversion circuit, such as the one above. This circuit operates consistently with low level inputs (0dBm), but is sensitive to noise (jitter) from the synthesizer. Maintaining a larger input level (>+6dBm), greatly reduces this jitter contribution.

Output Coding

Each of The CLC93X data converters is capable of producing four possible digital output formats: offset binary, two's complement, and their inverted versions. In offset binary the outputs count from 000h to FFFh, as the input varies from -FS (full-scale) to +FS. For two's complement output coding, the MSB in the offset binary format is inverted. On the CLC93X converters, this is achieved by using the D1 (MSB) (pin 6) output rather than the D1(MSB) (pin 7). When using inverted coding formats, the data outputs D2 - D12(LSB) are inverted by tying DATA INV (pin 25) to an ECL logic HIGH (or grounding). For non-inverted operation DATA INV should be left floating, or tied to an ECL logic LOW.

Analog Input	Offset Binary	Two's Complement
+FS - 1 LSB	1111 1111 1111	0111 1111 1111
+FS - 2 LSBs	1111 1111 1110	0111 1111 1110
+FS - 3 LSBs	1111 1111 1101	0111 1111 1101
-	-	-
mid-scale + ½ LSB	1000 0000 0000	0000 0000 0000
mid-scale - ½ LSB	0111 1111 1111	1111 1111 1111
-	-	-
-FS + 2 LSBs	0000 0000 0010	1000 0000 0010
-FS + 1 LSB	0000 0000 0001	1000 0000 0001
-FS	0000 0000 0000	1000 0000 0000

Output Data and "Data Ready"


The CLC935 and CLC936 have data latency of one clock cycle whereas the CLC937 and CLC938 have a two clock cycle data latency. This means that a sample taken on the rising edge of CONVERT (t_n) will appear at the output on the t_{n+1} clock cycle of the CLC935 & CLC936 and t_{n+2} clock cycle of the CLC937 & CLC938. The internally latched data from the previous conversion (t_{n-1} CLC935/CLC936; t_{n-2} CLC937/CLC938) is latched to the digital outputs on the rising edge of CONVERT. The previous output data is guaranteed to be valid for at least t_{HLD} after the rising edge of CONVERT and the new output data will be stable t_{DV} after the rising edge of CONVERT (see timing diagram).

Since the output data is synchronous with the rising edge of the CONVERT, its falling edge should be used to generate the output latch clock, or DATA READY signal, if the system so requires. This will limit the bulk of the digital switching noise to a period well away from the sensitive analog processing inside the data converter. The use of the rising edge of CONVERT for Data Ready, and buffer clocking signals, is not recommended. Separate drivers for CONVERT and output latch strobing should be used to minimize corruption and jitter in the CONVERT signal.

Digital Interface and Termination Differences

All high-resolution A/D converters are susceptible to performance degradation if interference from the digital outputs is allowed to couple back to the analog input. Capacitive coupling back to the A/D input can result in increased harmonic distortion, or an elevated noise floor. This "noise" tends to be highly correlated to the input signal, and is difficult to remove through standard DSP noise reduction techniques. To minimize this effect, each of the CLC93X data converters employs ECL "compatible" outputs rather than larger swing TTL compatible outputs. Additional measures to reduce output-to-input coupling have resulted in some slight differences when interfacing to the data converter outputs as compared with true ECL.

Significant system power and digital noise reduction for each of the CLC93X data converters results from the use of on chip ECL pull-down sources for each of the twelve bit lines as illustrated in the figure below. As shown, series termination resistors are included on each data bit in order to drive external 50Ω transmission lines (i.e. PCB traces with $Z_0 = 50\Omega$).




Internal ECL Termination Circuit

The CLC93X data converter outputs are 10KH ECL logic compatible with internal constant-current pull-downs, and are designed to be connected directly to 10KH level inputs with no external termination. The power dissipation in each termination is the 6mA standing current, multiplied by the 5.2V supply, or 31mW per output. For a 12-bit data converter, this represents 375mW. When compared to external (50Ω/-2V) Thevenin terminations, the power savings is 1.2W.


Output Latching and Level Translation

Parasitic capacitances and inductances should be minimized, when interfacing to the CLC93X outputs. Output latches (10176) or buffers should be placed as close as practical to the output pins. If these output latches drive a significant trace load on the same board as the data converter, differential output latches (100151) and trace routing should be used.



Recommended Output Buffering Circuits

In many systems, DSP and other forms of processing will employ TTL or CMOS circuitry. The output logic levels of the CLC93X data converters will need to be translated to match those of the processing circuitry. Several options and translators exist to perform this task. Special care must be used if "10125" type circuits are used since these devices are not particularly suited to a high-resolution, low-noise, analog environment. Other options include TI's 105574 Latched Translator.



ECL to TTL/CMOS Level Translator Options

Power supplies, Grounding, and Bypassing


To obtain the best possible performance from any high-speed device, the design engineer must pay close attention to power supplies, grounding and bypassing. This applies not only to the A/D data converter itself but throughout the system as well.

The recommended supply decoupling scheme is as follows: One 0.01μF to 0.033μF chip capacitor at every supply pin, with a +6.8μF to +10μF tantalum for each of the four main supply feeds (within a few inches of the ADC). Note that supply feeds with excessive digital switching noise may require separate filtering using ferrite beads, additional capacitance, or split supplies. Proper bypassing of all other integrated circuits, especially logic circuits, should minimize power supply and ground transients.

All of the CLC93X data converter grounds are internally connected. A single low-impedance ground plane is recommended. Split analog and digital grounds are not recommended. The SIGNAL GND is used internally for the track-and-hold and buffering amplifiers, while the other GROUND pins are essentially power supply returns.

The SIGNAL GND pins (pins 39 & 40) are very sensitive nodes, and should have a solid, low-impedance, ground connection. The path that the input signal and its return currents follow must be isolated from other circuitry. Single-point grounding at the data converter should minimize common impedance paths which would allow other signals to directly couple into the analog input, affecting accuracy.

CLC93X Timing Diagram



Note: $t_{DV} = t_{HLD} + \text{Data Bit Skew}$

The following strategies can be applied to minimize junction temperatures:

- a) A thick copper ground plane ... an appreciable amount of heat is conducted out of the A/D through its leads.
- b) A copper or aluminum stand-off between the ground plane and the bottom of the data converter package (thermal paste may be useful).
- c) A CHO-THERM® pad between the ground plane and the bottom of the data converter package . To maximize heat conduction leave a patch of exposed (no solder mask) ground plane under the data converter.
- d) Moving air over the A/D converter.
- e) Heat sink attached to the converter available from Comlinear.

The keys to a successful CLC93X layout are a substantial low-impedance ground plane, short connections (in and out of the data converter), and proper power supply decoupling. The use of a socket for the CLC93X data converter is specifically not recommended in the final system design.


The CONVERT clock line traces should be equal length. If they are not equal, the edges may not arrive at the A/D at the same time, which may allow the clock signals to more easily couple into the analog input.

Evaluation boards are available for the CLC93X family (assembled - "E93XPCASM"). The boards can be used to quickly evaluate the performance of the CLC93X data converters. Use of the evaluation board as a model is highly recommended.

Comlinear Corporation maintains a staff of applications engineers who are available for design and applications assistance. Also, evaluation systems are available, please call (303) 226-0500.

Model	Temperature Range	Description
CLC935BC	0°C to +70°C	Commercial Version
CLC935B8C	-55°C to +125°C	MIL-STD-883, class B
CLC936CC	0°C to +70°C	Commercial Version
CLC936C8C*	-55°C to +100°C	MIL-STD-883, class B
CLC937BC	0°C to +70°C	Commercial Version
CLC937B8C*	-55°C to +100°C	MIL-STD-883, class B
CLC938CC	0°C to +70°C	Commercial Version
CLC938C8C*	-55°C to +85°C	MIL-STD-883, class B

*Note: operating temperature range is -55°C to +125°C; however, the devices are specified over the above listed temperature ranges.



7-18