


262,144 x 1 CMOS High Speed Static RAM

Features

Very Fast Access Times of 45/55 ns
Standard 24 pin Dual-in-Line Package
High Density 24 Pin VIL and 28 Pad LCC
Low Power Operation 300 mW (typ)
Low Power Standby 30 µW (typ)-L Version
Completely Static Operation.
Equal Access and Cycle Times.
Directly TTL Compatible
Common Data Inputs & Outputs
May be Processed to MIL-STD-883 (suffix MB)


Block Diagram



256K x 1 CMOS SRAM

MSM1256-45/55 Issue 2.0 : FEBRUARY 1993

PRELIMINARY



Package Details

Pin Count	Description	Package Type	Material	Pin Out
24	0.3" Dual-in-Line (DIP)	T	Ceramic	JEDEC
24	0.1" Vertical-in-Line (VIL)	V	Ceramic	JEDEC
28	Ceramic Leadless Chip Carrier(LCC)	W	Ceramic	JEDEC

Package details and dimensions on page 5.

VIL is a trademark of Mosaic Semiconductor Inc., US patent number D316251.

Absolute Maximum Ratings (1)					
Voltage on any pin relative to V _{ss} ⁽²⁾	V _T	-0.5 to +7.0	V	 	
Power Dissipation	P,	1	W		
Storage Temperature	T _{stg}	-55 to +150	•€		

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) $V_{\rm m}$ min = -2.5V for pusle width \leq 10ns.

		min	typ	max	
Supply Voltage	V _∞	4.5	5.0	5.5	V
Input High Voltage	V _H	2.2	-	6.0	V
Input Low Voltage	V _K	-0.5 ⁽¹⁾	-	8.0	V
Operating Temperature	- T _A	0	-	70	•€
	TAL	-40	-	85	℃ (suffix I)
	TAM	-55	-	125	°C (suffix M, MB)

Note: (1) V_{ii} min = -2.0V for pusle width \leq 10ns.

Parameter	Symbol	Test Condition	min	typ	тах	Ünit
Input Leakage Current		V _N =0V to V _{CC}	•	-	2	μА
Output Leakage Current	ILO	CS=V _H , V _{IO} =GND to V _{CC}	-	-	10	μΑ
Operating Supply Current	l _{oc1}	CS=V _{sc} ,I _{so} =0mA, Min. Cycle, Duty=100%	-	60	100	mA
Standby Supply Current	l _{se}	CS=V _{ar} ,Min. Cycle	-	15	30	mA
	1 ₅₈₁	$\overline{\text{CS}} \ge \text{V}_{\text{cc}}$ -0.2V, 0.2V $\ge \text{V}_{\text{NV}} \ge \text{V}_{\text{cc}}$ -0.2V	-	20	2000	μΑ
- Low Power	l _{s81}	$\overline{\text{CS}} \ge \text{V}_{\infty}$ -0.2V, 0.2V $\ge \text{V}_{\text{W}} \ge \text{V}_{\infty}$ -0.2V	-	6	100	μА
Output Voltage	V_{OL}	f _{ot} =8.0mA	-	-	0.4	V
	V_{OH}	I _{OH} = -4.0mA	2.4	-	-	V

Typical values are at V_{cc}=5.0V,T_x=25°C and specified loading.


Capacitance (V_{cc}=5V±10%,T_a=25°C)

<u> </u>						
Parameter	Symbol	Test Condition	typ	max	Unit	
Input Capacitance:	C _{IN}	V _{IN} = 0V	-	6	pF	
I/O Capacitance:	Cio	V ₁₀ = 0V	-	10	рF	

Note: This parameter is sampled and not 100% tested.

AC Test Conditions Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * V_=5V±10%



Electrical Characteristics & Recommended AC Operating Conditions


Read Cycle (1)

		_	45	_	<i>55</i>	
Parameter	Symbol	min	max	min	max	Unit
Read Cycle Time	t _{ec}	45	-	55	•	ns
Address Access Time	t	-	45	-	55	ns
Chip Select Access Time	t _{ACS}	•	45	-	55	ns
Output Hold from Address Change	t _{oH}	5	-	5	-	ns
Chip Select to Output in Low Z (2)	t _{cız}	5	-	5	-	ns
Chip Deselection to O/P in High Z (2)	t _{cHZ}	0	30	0	35	ns
Chip Select to Power up Time	t _{PU}	0	-	0	-	ns
Chip Disable to Power Down	t _{PD}	-	40	· -	45	ns

Notes: (1) WE is High for Read Cycle.

(2) t_{CHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. At any given temperature and voltage condition, t_{CHZ} max is less than t_{CLZ} min both for a given device and from device to device. This parameter is sampled and not 100% tested.

Read Cycle Timing Waveform




Write Cycle				_			
		-4	5		 55		
Parameter	Symbol	min	max	min	max	Unit	
Write Cycle Time	t _{wc}	45	-	55	-	ns	
Chip Selection to End of Write	t _{cw}	40	-	45	•	ns	
Address Valid to End of Write	t _{AW}	40	-	45	-	ns	
Address Setup Time	t _{AS}	0	-	0	•	ns	
Write Pulse Width	twe	35	-	40	-	ns	
Write Recovery Time	t _{wa}	3	-	3	-	ns	
Write to Output in High Z (3)	t _{witz}	0	15	0	20	ns	
Data to Write Time Overlap	t _{ow}	20	-	25	-	ns	
Data Hold from Write Time	t _{ph}	0	-	0	-	ns	
Output Active from End of Write	tow	0	-	0	-	ns	


Notes: (1) A Write occurs during the overlap of $\overline{\text{CS}}$ and $\overline{\text{WE}}$.

- (2) two is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of Write Cycle.
- (3) t_{wrz} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

Write Cycle 1 Timing Waveform (WE Controlled)




Write Cycle 2 Timing Waveform (CS Controlled)




_∞ -0.2V 0V, ČS≥V _∞ -0.2	2.0	-	-	٧
0V. ČS≥V0.2				
- · , · cc - · -	-	1	50	μΑ
etention Waveform	0	-	-	ns
etention Waveform	t _{RC} ⁽¹⁾	-	-	ns
	etention Waveform etention Waveform			

Low $V_{\rm cc}$ Data Retention Timing Waveform




Package Details Dimensions in mm (inches). Tolerance on all dimensions ±0.254(0.010).


24 Pin DIL ('T' Package)




24 Pin Vertical- in- line (VIL™) 'V' Package



28 Pad Leadless Chip Carrier (LCC) 'W' Package



Ordering Information



Note: For more information regarding screening flows, contact Mosaic Semiconductor Inc. for a 'Screening Flow Applications Note.'

changes without notice at any time.

The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make



7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058