


2.5V 512K × 32/36 pipeline burst synchronous SRAM

Features


- Organization: 524,288 words x 32/36 bits
- Fast clock speeds to 200MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.0/3.5/4.0 ns
- Fast \overline{OE} access time: 3.0/3.5/4.0 ns
- Fully synchronous register-to-register operation
- Single register "Flow-through" mode
- Single-cycle deselect
- Dual-cycle deselect also available (AS7C25512PFD32A/AS7C25512PFD36A)
- Pentium® compatible architecture and timing
- Asynchronous output enable control

- 100-pin TQFP package
- 119-Ball BGA (7 x 17 Ball Grid Array Package)
- Byte write enables
- Multiple chip enables for easy expansion
- 2.5V core power supply
- 2.5V I/O operation
- NTD^{TM*} pipeline architecture available (AS7C25512NTD32A/ AS7C25512NTD36A)

Logic Block Diagram:



Pin Arrangements:



Note: Pins 1,30,51,80 are NC for \times 32

Selection guide	-200	-166	-100	Units
Minimum cycle time	5	6	10	ns
Maximum clock frequency	200	166	100	MHz
Maximum pipelined clock access time	3.0	3.5	4.0	ns
Maximum operating current	280	230	150	mA
Maximum standby current	100	70	50	mA
Maximum CMOS standby current (DC)	30	30	30	mA

^{*} Pentium[®] is a registered trademark of Intel Corporation. NTDTM is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.



Pin Configuration

119 BGA Top View

	1	2	3	4	5	6	7
A	V_{DDQ}	A	A	ADSP	A	A	V_{DDQ}
В	NC	A	A	ADSC	A	A	NC
С	FT	A	A	V_{DD}	A	A	NC
D	DQC	DQPc	V _{SS}	NC	V _{SS}	DQpb	DQb
Е	DQC	DQc	V _{SS}	CE0	V _{SS}	DQb	DQb
F	V_{DDQ}	DQc	V _{SS}	ŌĒ	V _{SS}	DQb	V_{DDQ}
G	DQC	DQc	BWc	ADV	BWb	DQb	DQb
Н	DQC	DQc	V _{SS}	GWE	V_{SS}	DQb	DQb
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	VDD	V_{DDQ}
K	DQd	DQd	V _{SS}	CLK	VSS	DQa	DQa
L	DQd	DQd	BWd	NC	BWa	DQa	DQa
M	V_{DDQ}	DQd	V_{SS}	BWE	V_{SS}	DQa	V_{DDQ}
N	DQd	DQd	V _{SS}	A1	V _{SS}	DQa	DQa
P	DQd	DQpd	V _{SS}	A0	V _{SS}	DQPa	DQa
R	NC	A	LBO	V_{DD}	V_{DD}	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

Note: For P/N AS7C25512PFS32A, 4 of the I/O Pins must be left open (N.C.)

10/3/01; v.0.9.1

Alliance Semiconductor

2 of 2