

Hermetically Sealed Four Channel Low Input Current Optocoupler

Technical Data

6N140A 6N140A/883B 8302401EC

Features


- DESC Standard Military Drawing
- Manufactured and Tested on a MIL-STD-1772 Certified Line
- QML-MIL-H-38534
- Hermetically Sealed 8-Pin Dual In-Line Package
- Performance Guaranteed Over -55°C to +125°C Ambient Temperature Range
- MIL-STD-883 Class B Testing
- Internal Shield for Higher CMR
- Low Input Current Requirement: 0.5 mA
- High Current Transfer Ratio: 1500% Typical
- Low Output Saturation Voltage: 0.1 V Typical
- Low Power Consumption
- 1500 VDC Withstand Test Voltage
- High Radiation Immunity
- 6N138/9, HCPL-57XX, 67XX Function Compatibility

Applications


- Military/High Reliability Systems
- Isolated Input Line Receiver

- System Test Equipment Isolation
- Digital Logic Ground Isolation
- EIA RS-232C Line Receiver
- Microprocessor System Interface
- Current Loop Receiver
- Level Shifting
- Process Control Input/ Output Isolation

Schematic



Outline Drawing



Description

The 6N140A is an EIA registered hybrid microcircuit which is capable of operation over the full military temperature range from -55°C to +125°C and is electrically and functionally identical to the 6N140 part. It is an advanced replacement unit for the 6N140. The better performance results from an improved integrated bypass resistor which shunts photodiode and first stage leakage currents. All products within this family have this advanced feature and can be purchased as either a standard product (6N140A), with full MIL-STD-883 Class Level B testing (6N140A/883B) or as parts compliant to DESC Drawing 83024 as (8302401EC). All parts are normally shipped with gold plated leads. They are also available with solder dipped leads by replacing C with A in the DESC part number, or by adding Option 200 to the part number for non-DESC parts.

All three products are in sixteen-pin hermetic dual inline packages. Each part contains four GaAsP light emitting diodes, each of which is optically coupled to a corresponding integrated high gain photon detector. The high gain output stage features an open collector output providing both lower output saturation voltage and higher speed operation than possible with conventional photodarlington type optocouplers. Also, the separate V_{cc} pin can be strobed low as an output disable or operated with supply voltages as low as 2.0 V without adversely affecting the parametric performance.

The high current transfer ratio at very low input currents permits circuit designs in which adequate margin can be allowed for the effects of CTR degradation over time.

These products have a 300% minimum CTR at an input current of only 0.5 mA making it ideal for use in low input current applications such as MOS, CMOS and low power logic interfacing or RS-232C data transmission systems. Compatibility with high voltage CMOS logic systems is assured by the 18 V $\rm V_{\rm CC}$ and by the guaranteed maximum output leakage (IOH) at 18 V. The

shallow depth of the IC photodiode provides better radiation immunity than conventional phototransistor optocouplers.

The test program performed on the 8302401EC is in compliance with DESC Drawing 83024. The electrical characteristics table shows Group A Subgroup testing requirements from this drawing.

All devices are manufactured and tested on a MIL-STD-1772 certified line and are included in the DESC Qualified Manufacturers List (QML) in accordance with requirements for MIL-H-38534.

CEOCI L. . 1500C

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Input Voltage, Low Level (Each Channel)	$V_{_{\mathrm{F,OFF}}}$		0.8	v
Input Current, High Level (Each Channel)	I _{F,ON}	0.5	5	mA
Supply Voltage	v _{cc}	2.0	18	V

Absolute Maximum Ratings

Storage Temperature Range	65°C to +150°C
Operating Temperature	55°C to +125°C
Lead Solder Temperature	260°C for 10 s
(:	1.6 mm below seating plane)
Output Current, Io (each channel)	40 mA
Output Voltage, Vo (each channel)	
Supply Voltage ,V _{CC}	
Output Power Dissipation (each channel	
Peak Input Current (each channel, ≤ 1 π	is duration)20 mA
Average Input Current, I, (each channel)10 mA ^[3]
Reverse Input Voltage, VR (each channe	l)5 V

Electrical Characteristics

			Group A ^[14]		Limits				
Parameter	Sym.	Test Conditions	Sub- groups	Min.	Тур.**	Max.	Unit	Fig.	Note
		$I_{\rm F} = 0.5 \text{ mA}, V_{\rm o} = 0.4 \text{ V},$ $V_{\rm cc} = 4.5 \text{ V}$	1, 2, 3	300	1500		%		4, 5
Current Transfer Ratio	h _{F(CTR)} *	$I_y = 1.6 \text{ mA}, V_o = 0.4 \text{ V},$ $V_{cc} = 4.5 \text{ V}$	1, 2, 3	300	1000		%	3	4, 5
		$I_r = 5 \text{ mA}, V_o = 0.4 \text{ V},$ $V_{cc} = 4.5 \text{ V}$	1, 2, 3	200	500		%		4, 5
Logic Low	Vol	$I_{\rm F} = 0.5 \text{ mA}, I_{\rm OL} = 1.5 \text{ mA},$ $V_{\rm CC} = 4.5 \text{ V}$	1, 2, 3		0.1	0.4	v	2	4
Output Voltage	V OL	$I_{\rm F} = 5 \text{ mA, } I_{\rm OL} = 10 \text{ mA,}$ $V_{\rm CC} = 4.5 \text{ V}$	1, 2, 3		0.2 0.4		v		4
Logic High	I _{on} *	$I_F = 2 \mu A$	1, 2, 3		0.001	250	μА		4
Output Current	Ionx	$V_o = V_{cc} = 18 \text{ V}$	1, 2, 3		0.001	250	μА		4, 6
Logic Low Supply Current	I _{ccL} *	$I_{F1} = I_{F2} = I_{F3} = I_{F4} = 1.6 \text{ mA},$ $V_{CC} = 18 \text{ V}$	1, 2, 3		1.7	4	mA		
Logic High Supply Current	I _{ccн} *	$I_{F_1} = I_{F_2} = I_{F_3} = I_{F_4} = 0 \text{ mA},$ $V_{CC} = 18 \text{ V}$	1, 2, 3		0.001	40	μА		
Input Forward Voltage	V _p *		1, 2		1.44	1.7	v	1	4
		I _F = 1.6 mA	3			1.8	v		4
Input Reverse Breakdown Voltage	BV _R *	$I_R = 10 \mu A$	1, 2, 3	5			v		4
Input-Output Insulation Leakage Current	I _{t.o} *	45% Relative Humidity, T = 25°C, t = 5 s, V _{1.0} = 1500 VDC	1			1.0	μА		7, 12
Capacitance Between Input-Output	C _{1.0}	f = 1 MHz, T _c = 25°C	4			4	pF		4, 8
Propagation Delay		$I_{\rm F} = 0.5 \text{ mA}, R_{\rm L} = 4.7 \text{ k}\Omega,$ $V_{\rm CC} = 5.0 \text{ V}$	9, 10, 11		6 60		μв		4
Time To Logic High At Output	t _{PLII} *	$I_{\rm F} = 5 \text{ mA}, R_{\rm L} = 680 \Omega,$	9			20	με	8	4
		$V_{cc} = 5.0 \text{ V}$	10, 11		4	30	μѕ	1 .	4
Propagation Delay Time To Logic Low At Output	ogic Low t _{PHL} *	$I_{\rm F} = 0.5 \text{ mA}, R_{\rm L} = 4.7 \text{ k}\Omega,$ $V_{\rm CC} = 5.0 \text{ V}$	9, 10, 11		30	100	με	4	
		$I_F = 5$ mA, $R_L = 680 \Omega$,	9			5	μв	8	4
		$V_{cc} = 5.0 \text{ V}$	10, 11		2	10	μв		4
Common Mode Transient Immunity At Logic High Level Output	ICM _H I	$\begin{split} I_{p} &= 0, R_{L} = 1.5 k\Omega \\ I V_{CM} I &= 25 V_{p,p} \\ V_{CC} &= 5.0 V \end{split}$	9, 10, 11	500	1000		V/µs	9	4, 9, 11, 15
Common Mode Transient Immunity At Logic Low Level Output	ICM _L I	$I_{p} = 1.6 \text{ mA}, R_{L} = 1.5 \text{ k}\Omega$ $ V_{CM} = 25 V_{p,p},$ $V_{CC} = 5.0 V$	9, 10, 11	500	1000		V/µs	9	4, 10 11, 15

^{*}JEDEC Registered Data. **All typical values are at $V_{cc} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

Typical Characteristics

 $T_A = 25$ °C, $V_{CC} = 5$ V Each Channel

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Resistance (Input-Output)	R _{I.o}		1012		Ω	V _{I-0} = 500 VDC, T _A = 25°C		4,8
Input-Input Insulation Leakage Current	I ₁₋₁		0.5		пA	45% Relative Humidity, V _{1.1} = 500 VDC T _A = 25°C, t = 5 s		13
Resistance (Input-Input)	R _{I-t}		1012		Ω	V _{1.1} = 500 VDC, T _A = 25°C		13
Capacitance (Input-Input)	C ₁₋₁		1		pF	f = 1 MHz, T _A = 25°C	-	13
Temperature Coefficient of Forward Voltage	$\frac{\Delta V_F}{\Delta T_A}$		-1.8		mV/ °C	I _p = 1.6 mA		4
Input Capacitance	C _{IN}		60		pF	$f = 1 \text{ MHz}, V_y = 0, T_A = 25^{\circ}\text{C}$		4

Notes:

- 1. Pin 10 should be the most negative voltage at the detector side. Keeping V_{cc} as low as possible, but greater than 2.0 volts, will provide lowest total I_{oh} over temperature.
- 2. Output power is collector output power plus one fourth of total supply power. Derate at 1.66 mW/°C above 110°C.
- 3. Derate I, at 0.33 mA/°C above 110°C.
- 4. Each channel.
- CURRENT TRANSFER RATIO is defined as the ratio of output collector current, I_o, to the forward LED input current, I_p, times 100%.
- 6. I_{OHX} is the leakage current resulting from channel to channel optical crosstalk. $I_r = 2 \mu A$ for channel under test. For all other channels, $I_r = 10 \text{ mA}$.
- 7. Device considered a two-terminal device: Pins 1 through 8 are shorted together and pins 9 through 16 are shorted together.
- 8. Measured between the LED anode and cathode shorted together and pins 10 through 15 shorted together.
- CM_H is the maximum tolerable common mode transient to assure that the output will remain in a high logic state (i.e., V_o > 2.0 V).
- 10. CM_L is the maximum tolerable common mode transient to assure that the output will remain in a low logic state (i.e., $V_0 < 0.8 \text{ V}$).
- 11. In applications where dV/dt may exceed 50,000 V μs (such as a static discharge) a series resistor, R_{cc} , should be included to protect the detector ICs from destructively high surge currents. The recommended value is

$$R_{cc} \approx \frac{1 \text{ V}}{0.6 \text{ I}_{e} \text{ (mA)}} \text{ k}\Omega$$

- 12. This is a momentary withstand test, not an operating condition.
- 13. Measured between adjacent input pairs shorted together, i.e., between pins 1 and 2 shorted together, and pins 3 and 4 shorted together, etc.
- 14. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD and /883B parts receive 100% testing at 25, 125, and -55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
- 15. Subgroups 10 and 11 shall be tested as part of device initial characterization and after design and process changes. Subgroups 10 and 11 shall be guaranteed to the limits specified in Table I for all lots not specifically tested. Subgroup 9 shall be tested with every lot.




Figure 1. Input Diode Forward Current vs Forward Voltage.




Figure 3. Normalized Current Transfer Ratio vs Input Diode Forward Current.




Figure 5. Propagation Delay to Logic Low vs Input Pulse Period.




Figure 2. Normalized DC Transfer Characteristics.




Figure 4. Normalized Supply Current vs Input Diode Forward Current.




Figure 6. Propagation Delay vs Temperature.




Figure 7. Propagation Delay vs Input Diode Forward Current.




Figure 8. Switching Test Circuit (f, t not JEDEC registered).*




Figure 9. Test Circuit for Transient Immunity and Typical Waveforms.




Figure 10. Recommended Drive Circuitry Using TTL Open-Collector Logic.

SMD 8302401EC and MIL-STD-883 Class B Test Program

Hewlett-Packard's 883B Optocouplers are in compliance with MIL-STD-883, Revision C. Deviations listed below are specifically allowed in DESC drawings 83024 for an H.P. Optocoupler from the same generic family using the same manufacturing process, design rules and elements of the same microcircuit group.

Testing consists of 100% screening to Method 5004 and quality conformance inspection to Method 5005 of MIL-STD-883.

6N140A/883B Clarifications:

- I. 100% screening per MIL-STD-883, Method 5004 constant acceleration condition A not E.
- II. Quality Conformance Inspection per MIL-STD-883, Method 5005, Group A, B, C, and D.

Group A-See Electrical
Characteristics Table.
Group B-No change.
Group C-No change.
Group D-Constant
Acceleration-Condition A
not E.

Part Numbering System

Commercial Product	Class B Product	SMD Product		
6N140A	6N140A/883B	8302401EC		




Figure 11. Operating Circuit for Burn-In and Steady State Life Tests.