

256K x 8 CMOS SRAM

MSM4512X-25/35/45/55

Issue 1.0 : February 1993

ADVANCE PRODUCT INFORMATION

262,144 x 8 CMOS High Speed Static RAM

Features

Very Fast Access Times of 25/35/45/55 ns (25 ns Under Development)

VIL™ High Density Package

Operating Power 1705mW(max.)

Low Power Standby 1.1mW (typ.)-L Version

2.0V Data Retention Mode

Completely Static Operation


Equal Access and Cycle Times


Battery Back-up Capability

Directly TTL Compatible

May be Processed to MIL-STD-883 Method 5004, non-compliant

Block Diagram





Package Details

Pin Count	Description	Package Type	Material	Pin Out
32	0.6" Dual-in-Line (DIL)	SX	Ceramic	ASIC
32	0.1" Vertical-in-Line (VIL™)	vx	Ceramic	ASIC

Package dimensions and outlines are displayed on page 7

VIL is a trademark for Mosaic Semiconductor Inc., US Patent number D316251.

Absolute Maximum Ratings (1)

Voltage on any pin relative to V _{ss} (2)	V_{τ}	-0.5 to +7	٧
Power Dissipation	P,	1.0	W
Storage Temperature	T _{sta}	-55 to +150	℃

- Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
 - (2) Pulse width: 2.0V for less than 10ns.

Recommended Operating Conditions

Supply Voltage Input High Voltage Input Low Voltage	V _C V _H V _E	min 4.5 2.2 -0.5	<i>typ</i> 5.0 -	<i>max</i> 5.5 V _∞ +0.5 0.8	V V V
Operating Temperature	T.	0	-	70	•C
	TÂ	-40	-	85	°C (4512IX)
	TAM	-55	-	125	℃ (4512MX, 4512MBX)

DC Electrical Characteristics (V., = 5.0V+10%, T =-55°C to +125°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	i _u	V _{IN} =0V to V _{CC}	-10	-	10	μΑ
Output Leakage Current	اله	$\overline{CS1-2}=V_{H}$ or $\overline{OE}=V_{H}$, $V_{10}=GND$ to V_{∞}	-5	-	5	μΑ
Operating Supply Current	t l _{oc4}	4-Bit Mode, $\overline{CS1}=V_{il}$, $\overline{CS2}=V_{il}$ or $\overline{CS1}=V_{il}$, $\overline{CS2}=V_{il}$	-	-	210	mA
	I _{ccs}	8-Bit Mode, CS1-2=V _{IL} , I _{IO} =0mA, Min. Cycle, Duty=100%	-	-	300	mA
Standby Supply Current	I _{se}	CS1-2=V _H , V _M =V _L or V _H , I/P's static	-	-	120	mA
	₆₈₁	<u>CS1-2</u> ≥V _∞ -0.2V, 0.2V≥V _w ≥V _∞ -0.2V	-	-	20	mA
-L Version	1 ₅₈₂	As above	-	-	4	mA
Output Voltage	Val	I _{oL} =8.0mA	•	-	0.4	V
	V _{OH}	I _{OH} =-4.0mA	2.4	-	-	٧

Typical values are at V_{∞} =5.0V, T_{A} =25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_A=25°C)


Parameter	Symbol	Test Condition	typ	max	Unit	
Input Capacitance:	C _N	V _{IN} =0V	•	20	pF	
I/O Capacitance:	C _w	ν _{νο} =0V	-	20	рF	

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

Output Load Circuit


- * Input pulse levels: GND to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Diagram
- * V_=5V±10%




Read	Cycle	Timing

		-25 (10)	٠,	35	-4	5	-5	5		_
Parameter	Symbol	min max	min	max	min	max	min	max	Unit	Note
Read Cycle Time	t _{ec}	25 -	35	-	45	-	55	•	ns	
Address Access Time	t	- 25	-	35	-	45	•	55	ns	
Chip Select Access Time	t _{ACS}	- 25	-	35	-	45	-	55	ns	
Output Enable to Output Valid	toE	- 12	-	15	-	18	-	15	ns	
Output Hold from Address Chang		3 -	3	-	3	-	3	-	ns	
Chip Selection to Output in Low 2		5 .	5	-	5	-	5	-	ns	1,6
Output Enable to Output in Low 2	z t _{ouz}	0 -	0	-	0	-	0	•	ns	1,6
Chip Deselection to Output in High 2		0 10	0	15	0	20	0	18	ns	1,6
Output Disable to Output in High		0 10	0	12	0	18	0	15	ns	1,6


Read Cycle No. 1 Timing Waveform (1,2)



Read Cycle No. 2 Timing Waveform (1,2,3,5)



Read Cycle No. 3 Timing Waveform (1,2,4,5)




Notes: (1) Transition is measured ±200mV from steady voltage with Load B. This parameter is sampled and not 100% tested.


- (2) WE is High for Read Cycle.
- (3) Device is continuously selected, CS1/2=V,
- (4) Address valid prior to or coincident with CS1/2 transition Low.
- (5) OE=V_I.
 (6) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

		-25 (10)		<u> </u>	-4	 5		5 5		
Parameter	Symbol	min max	min	max	min	max	min	max	Unit	Notes
Write Cycle Time	t _{wc}	25 -	35	•	45	-	55	-	ns	
Chip Selection to End of Write	t _{cw}	17 -	25	-	25	-	30	-	ns	
Address Valid to End of Write	taw	20 -	30	-	30	-	30	-	ns	
Address Setup Time	tas	0 -	0	-	0	-	0	-	ns	
Write Pulse Width	twe	17 -	25	-	25	-	30	-	ns	
Write Recovery Time	twa	3 -	3	-	3	-	3	-	ns	
Write to Output in High Z	twiz	0 15	0	20	0	20	0	20	ns	9
Data to Write Time Overlap	tow	15 -	20	-	20	-	20	-	ns	
Data Hold from Write Time	t _{on}	0 -	0	-	0	-	0	-	ns	
Output Disable to Output in High	IZ tonz	0 10	0	10	0	10	0	10	ns	9
Output Active from End of Write	tow	0 -	0	-	0	-	0	-	ns	9

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (9)



AC Characteristics Notes

Note:

A write occurs during the overlap (t_{we}) of a low $\overline{CS1/2}$ and a low \overline{WE} . t_{we} is measured from the earlier of $\overline{CS1/2}$ or \overline{WE} going high to the end of write cycle. (2)

During this period, I/O pins are in the output state. Input signals out of phase must not be applied. (3)

If the CS1/2 low transition occurs simultaneously with or after the WE low transition, O/P's remain in a high (4) impedance state.

 \overrightarrow{OE} is continuously low. $(\overrightarrow{OE} = V_{ii})$

(6) Dout is in the same phase as written data of this write cycle.

(7) Dout is the read data of next address.

(8) If CS1/2 is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied


 $t_{w,z}$ and $t_{o,z}$ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Under development.

Low V _∞ Data Retention Characteristics - L Version Only (T _A = -55°C to +125°C)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
V_{∞} for Data Retention	V _{DR}	<u>CS1-2</u> ≥V _∞ -0.2V	2.0	-	•	V		
Data Retention Current	CCDR	V _∞ =3.0V, CS1-2 ≥V _∞ -0.2	-	-	3(2)	mA		
Chip Deselect to Data Retention Time	t _{con}	See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t _R	See Retention Waveform	5ms	-	-	ns		
Notes: (1) V _{cc} =3.0V								

Notes: (1) $V_{\infty}=3.0V$


Low V_{∞} Data Retention Timing Waveform




ISSUE 1.0 : FEBRUARY 1993 MSM4512X-25/35/45/55


Package Details Dimensions in mm (inches). Tolerance on all dimensions ± 0.254 (0.010)

32 Pin 0.6" Dual-in-Line (DIL) - ('SX' Package)






32 Pin 0.1" Vertical-in-Line (VIL) - ("VX" Package)



MSM4512X-25/35/45/55 ISSUE 1.0 : FEBRUARY 1993

Ordering Information



Note: For more information regarding screening levels, contact Mosaic Semiconductor Inc. for the 'Screening Level Applications Note.'

Mosaic Semiconductor Inc.

> 7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058