Le7926 Subscriber Line Interface Circuit



The Le7926 Subscriber Line Interface Circuit implements the basic telephone line interface functions, and enables the design of low power, high performance, POTS line interface cards.

DISTINCTIVE CHARACTERISTICS

- Ideal for high-density, low-power linecard applications
- Control states: Active, Reverse Polarity, Tip Open, Ringing, Standby, and Open Circuit
- Low standby power (45 mW)
- -16 V to -58 V battery operation
- On-hook transmission
- Two-wire impedance set by single external impedance

- Programmable constant-current feed
- Low Overhead Voltage (6 V)
- Programmable loop-detect threshold
- Ground-start detector
- Programmable ring-trip detect threshold
- No –5 V supply required
- Current Gain = 500
- Three on-chip relay drivers and relay snubbers, one ringing and two general purpose
- Tip Open state for ground-start lines



BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

CONNECTION DIAGRAMS

Top View





PIN DESCRIPTIONS

Pin Name	Туре	Description
AGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C3–C1	Input	SLIC control pins. C3 is MSB and C1 is LSB.
CAS	Capacitor	Anti-Saturation pin for capacitor to filter reference voltage when operating in anti- saturation region.
D2–D1	Input	Relay Driver Control. D1 and D2 control the relay drivers RYOUT1 and RYOUT2. Logic Low on D1 activates the RYOUT1 relay driver. Logic Low on D2 activates the RYOUT2 relay driver.
DA	Input	Negative input to ring-trip comparator.
DB	Input	Positive input to ring-trip comparator.
DET	Output	Switchhook Detector. A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3–C1). The output is open-collector with a built-in 15 k Ω pull-up resistor.
HPA	Capacitor	A (TIP) side of high-pass filter capacitor.
НРВ	Capacitor	B (RING) side of high-pass filter capacitor.
N/C	—	No Connect. This pin is not internally connected.
RD	Resistor	Detector threshold set and filter pin.
RDC	Resistor	Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 500 times the current into this pin. The networks which program receive gain, two-wire impedance, and feed resistance all connect to this node.
RYOUT1	Output	Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND.
RYOUT2	Output	Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND.
VBAT1	Battery	Battery supply and connection to substrate. When on hook, switcher should not be in use. Current draw is from VBAT1
VBAT2	Battery	Battery supply for output amplifiers.
VBREF	E	This is a Legerity reserved pin and must always be connected to the VBAT pin.
VCC	Power Supply	+5 V power supply.
VDC	Output	Output that is proportional to the line voltage: $VDC = VA-VB / 20$.
VS	Output	Output that is equal to VREG _{MIN} + 2.4 V (total overhead needed is 6 V). The output can be used as a control input to an external switching regulator. The switching regulator output must be set to VS -2.4 V (or more negative) in order to guarantee performance of the SLIC.
VTX	Output	Transmit Audio. This output is a 0.50 gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.



ABSOLUTE MAXIMUM RATINGS

Storage temperature	–55°C to +150°C
V_{CC} with respect to AGND	. –0.4 V to +7.0 V
V _{BAT1} , V _{BAT2} with respect to AGND: Continuous	
10 ms	
BGND with respect to AGND	+3 V to –3 V
A(TIP) or B(RING) to BGND: Continuous	
10 ms (f = 0.1 Hz) 1 μs (f = 0.1 Hz) 250 ns (f = 0.1 Hz)	–80 V to +8 V
Current from A(TIP) or B(RING)	
RINGOUT/RYOUT1,2 current	
RINGOUT/RYOUT1,2 voltage	BGND to +7 V
RINGOUT/RYOUT1,2 transient	
DA and DB inputs	
Voltage on ring-trip inputs	V _{BAT} to 0 V
Current into ring-trip inputs	±10 mA
C3–C1 and D2–D1 Input voltage–0.4	V to V _{CC} + 0.4 V
Maximum power dissipation, continue $T_A = 70^{\circ}C$, No heat sink (See note)	ous,
In 44-pin TQFP package	1.4 W
Thermal Data:	n
In 44-pin TQFP package	

ESD immunity/pin (HBM).....

junction temperature may degrade device reliability.

device reliability.

Note: Thermal limiting circuitry on-chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature and operation above 145°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect

OPERATING RANGES

Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V _{CC}	4.75 V to 5.25 V
V _{BAT1} , V _{BAT2}	–15 V to –58 V
AGND	0 V
BGND with respect to	
AGND	–100 mV to +100 mV
Load resistance on VTX to groun	d 20 k Ω min

*The operating ranges define those limits between which the functionality of the device is guaranteed.

* Legerity guarantees the performance of this device over commercial (0 to 70° C) and industrial (-40 to 85 °C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.

1500 V



ELECTRICAL CHARACTERISTICS

Description	Test Conditions (see Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance						
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4
Analog output (VTX) impedance			1	20	Ω	4
Analog (VTX) output offset voltage		-50		+50	mV	
Overload level, 2-wire	Active state			Vpk	2a	
Overload level	On hook, R_{LAC} = 600 Ω	0.77			Vrms	2b
THD, Total Harmonic Distortion	0 dBm		-64	-50		
	+7 dBm		-55	-40	dB	5
THD, On hook	0 dBm, R _{LAC} = 600 Ω			-36		
Longitudinal Capability (See Test C	ircuit D)	- I				
Longitudinal to metallic L-T, L-4	Normal Polarity					
	0°C to +70°C -2,-4	63				
	-40°C to +85°C -2,-4	58		Ť		4
	0°C to +70°C -1,-3	52				
200 Hz to 1 kHz	-40°C to +85°C -1,-3	50				4
	Reverse Polarity					
	-40°C to +85°C -2	54				4
	0°C to +70°C -1	52				
Longitudinal to metallic L-T, L-4	-40°C to +85°C -1	50				4
	Normal Polarity	50			dB	
	0°C to +70°C -2,-4 -40°C to +85°C -2,-4	58 53	K			4
	-40°C to +85°C 0°C to +70°C -2,-4	53				4
1 kHz to 3.4 kHz	-40°C to +85°C -1,-3	50				4
	Reverse Polarity					
	-40°C to +85°C -2	53				4
	0°C to +70°C -1	52	\mathbf{P}			
	-40°C to +85°C -1	50				4
Longitudinal signal generation 4-L	200 Hz to 3.4 kHz	40				
Longitudinal current per pin (A or B)	Active state	17	27		mArms	8
Longitudinal impedance at A or B	0 to 100 Hz		25		Ω/pin	4
Idle Channel Noise						
C-message weighted noise	$R_1 = 600 \Omega$ 0°C to +70°C		7	+10		
5 5	$R_{L} = 600 \Omega$ -40°C to +85°C			+12	dBrnc	
Psophometric weighted noise	$R_{\rm L}$ = 600 Ω 0°C to +70°C		-83	-80	- Daras	4
	$R_{L} = 600 \Omega$ -40°C to +85°C			-78	dBmp	
Insertion Loss and Balance Return	Signal (See Test Circuits A and B)					
Gain accuracy	0 dBm, 1 kHz	-0.20	0	+0.20		3
4- to 2-wire					_	
Gain accuracy	0 dBm, 1 kHz	-6.22	-6.02	-5.82		3
2- to 4-wire, 4- to 4-wire					-	
Gain accuracy, 4- to 2-wire	On hook	-0.35		+0.35	-	3,4
Gain accuracy, 2- to 4-wire, 4- to 4-wir	e On hook	-6.37	-6.02	-5.67	dB	-, -
Gain accuracy over frequency	300 to 3.4 kHz	-0.15		+0.15		3
	relative to 1 kHz				-	
Gain tracking	+3 dBm to -55 dBm	-0.15		+0.15		3,4
	relative to 0 dBm	0.15		.0.1-	-	<u> </u>
Gain tracking On hook	0 dBm to –37 dBm +3 dBm to 0 dBm	-0.15 -0.35		+0.15 +0.35		3,4
		-0.35	Λ	TU.35		4 7
Group delay	0 dBm, 1 kHz		4		μs	4, 7



ELECTRICAL CHARACTERISTICS (continued)

Description					Unit	Note
Line Characteristics						
I _L , Short Loops, Active state	R _{LDC} = 600 Ω	22.5	24.5	26.5		
I _L , Long Loops, Active state	R _{LDC} = 2010 Ω, VBAT = –50 V	20	22.5			
I _L , Accuracy, Standby state	$L = \frac{ BAT - 3 V}{T} = 25^{\circ}C$	16			mA	
	$I_{L} = \frac{ BAT - 3 V}{R_{L} + 400}$ $T_{A} = 25^{\circ}C$					
	Constant-current region	18	30		İ	
ILLIM	Active, A and B to ground		75	120	mA	
VDC Accuracy	VDC = VAB /20 Ri = 300 to 1500 Ω	0.053	0.055	0.057		9
VAB, Open Circuit voltage	$V_{BAT} = V_{BAT1}, V_{BAT2} = -50 V$	42.75	44		V	
I _A , Leakage, Tip Open state	R _L = 0			100	μA	
I _B , Current, Tip Open state	B to GND	15	30	56	mA	
V _A , Active	RA to BAT = 7 k Ω , RB to GND = 100 Ω	-7.5	-5		V	4
VS, Act/Nor IL = 25 mA		VB-0.5	VB-1.1	VB-1.7		
VS, Pol–Rev IL = 25 mA	V _{BAT} = VS –2.4 V	VA-0.5		VA-1.7	V	
VS, Max Load		-20		100	μA	4
Power Supply Rejection Ratio					·	
V _{CC}	50 Hz to 3.4 kHz	30	40			
	(V _{RIPPLE} = 100 mVrms)					
V _{BAT}	50 Hz to 3.4 kHz	28	50		dB	5
	off-hook constant current					
	(V _{RIPPLE} = 500 mVpp)	\sim				
Effective internal resistance	CAS pin to V _{BAT}	85	170	255	kΩ	4
Power Dissipation			45			
On hook, Standby state			45	60	+	
On hook, Active state			130	170	mW	
Off hook, Standby state	R _L = 600 Ω		860	1200	-	
Off hook, Active state	R_{L} = 600 Ω, V_{BAT} = - (VAB + 6.5 V)		230	320		
Supply Currents						
I _{CC} ,	Standby state		2.3	3.2		
On-hook V _{CC} supply current	Active state		4.25	6.0	mA	
I _{BAT} , On-hook V _{BAT} supply current	Standby state Active state		0.65 2.0	0.9 3.0		
RFI Rejection			2.0	5.0		
RFI rejection	100 kHz to 30 MHz, (See Figure F)			1.0	mVrms	4
Receive Summing Node (RSN)				1.0	111011113	-
RSN DC voltage	I _{RSN} = 0 mA		0		V	
RSN impedance	200 Hz to 3.4 kHz		10	20	ν Ω	4
Logic Inputs (C3–C1 and D2–D1)	200112100.11112		10	20	22	
V _{IH} , Input High voltage (except C3)		2.0				
V _{IH} , C3	2.5				V	
				0.8		
V _{IL} , Input Low voltage						
		-75		40	_	
V _{IL} , Input Low voltage I _{IH} , Input High current		-75 -400		40	μA	
V _{IL} , Input Low voltage I _{IH} , Input High current I _{IL} , Input Low current				40	μA	
V _{IL} , Input Low voltage I _{IH} , Input High current	I _{OUT} = 0.3 mA, 15 kΩ to V _{CC}			40 0.40	μA	



ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Ring-Trip Detector Input (DA, DB)	1		11			
Bias current		-500	-50		nA	
Offset voltage	Source resistance = 2 M Ω	0	+50	mV	6	
Loop Detector	<u>.</u>					4
On threshold	R _D = 35.4 kΩ	9.4	11.7	14.0		
Off threshold	R _D = 35.4 kΩ	8.8	10.4	10.4 12.0	mA	
Hysteresis	R _D = 35.4 kΩ		1.3			
IGK, Ground-key detector threshold	R _L from BX to GND Active, Standby, and Tip open	5	9	13	mA	
Relay Driver Output (RINGOUT, RY	OUT1, RYOUT2)					4
On voltage	I _{OL} = 40 mA		+0.3	+0.7	V	
Off leakage	V _{OH} = +5 V				μA	
Zener breakover	ener breakover $I_Z = 100 \mu A$		7.2		V	
Zener On voltage	I _Z = 30 mA		8		v	



8



Notes:

- 1. Unless otherwise noted, test conditions are VBAT1 = VBAT2 = -52 V, V_{CC} = +5 V, R_L = 600Ω , R_{DC1} = R_{DC2} = 13.02K, R_D
 - = 35.4 kΩ, no fuse resistors, C_{HP} = 0.22 µF, C_{DC} = 0.33 µF, C_{CAS} = 0.33 µF, D1 = 1N400x, two-wire AC input impedance is
 - a 600 Ω resistance synthesized by the programming network shown below.



- a. Overload level is defined when THD = 1%.
 b. Overload level is defined when THD = 1.5%.
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes that the two-wire, AC-load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0 Ω source impedance. 2 M Ω is specified for system design only.
- 7. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1. The network reduces the group delay to less than 2 µs and increases 2WRL. The effect of group delay on linecard performance also may be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.
- 8. Minimum current level guaranteed not to cause a false loop detect.
- 9. V_{DC}/V_{AB}

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGN

State	C3	C2	C1	Two-Wire Status	DET Output
0	0	0	0	Reserved	Х
1	0	0	1	Reserved	Х
2	0	1	0	Active Polarity Reversal	Loop detector
3	0	1	1	Tip Open	Ground Key*
4	1	0	0	Open Circuit	Ring trip
5	1	0	1	Ringing	Ring trip
6	1	1	0	Active	Loop detector
7	1	1	1	Standby	Loop detector

Table 1. SLIC Decoding

*Ground key selection in Tip Open is automatic. If longitudinal current is greater than <u>9 m</u>A in Active, Standby, or Tip Open, the DET will go low. Therefore, if in Active or Standby, DET may be an indication of off hook, ground key, or both.

Legerity

 $Z_{\rm T} = 250(Z_{2\rm WIN} - 2R_{\rm F})$ Z_T is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. Z_{RX} is connected from VRX to RSN. Z_T is defined above, and $Z_{RX} = \frac{Z_L}{G_{42L}} \bullet \frac{500Z_T}{Z_T + 250(Z_L + 2R_F)}$ G_{42L} is the desired receive gain. R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the R_{DC} $R_{DC1} + R_{DC2} = \frac{625}{I_{LOOP}}$ pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region. $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$ R_D and C_D form the network connected from R_D to AGND/ $RD_{ON} = \frac{390}{I_{T}}$, $RD_{OFF} = \frac{355}{I_{T}}$, $C_{D} = \frac{0.5 \text{ ms}}{R_{D}}$ DGND and I_T is the threshold current between on hook and off hook. C_{CAS} is the regulator filter capacitor and f_c is the desired filter $C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$ cut-off frequency. Standby loop current (resistive region). $I_{\text{STANDBY}} = \frac{\left| V_{\text{BAT}} \right| - 3 \text{ V}}{400 \text{ }\Omega + \text{R}_{\text{L}}}$ 5,4



Legerity



TEST CIRCUITS

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS



C. Longitudinal Balance

TEST CIRCUITS (continued)









APPLICATION CIRCUIT



PHYSICAL DIMENSION PQT044

BSC is an ANSI standard for Basic Centering. Dimensions are measured in millimeters.



RECOMMENDED FOR NEW DESIGNS RECOMMEND Ē FOR NEW DESIGNS

ഗ

____ (<u>_</u>__

Legeritu





REVISION SUMMARY

Revision A to Revision A2

- Updated the Pin Description table to correct inconsistencies.
- The physical dimension (PQT044) was added to the Physical Dimension section.
- Added the Connection Diagram on page 3.

Revision A2 to Revision A3

- Changed 8 V to 6 V in the Distinctive Characteristics section.
- Added the 32-pin PLCC information to the Ordering Information and Absolute Maximum Ratings sections and added the connection diagram.
- In the Electrical Characteristics table:
 - Updated the information in the Line Characteristics section on the Long Loops row and the VDC Accuracy row.
 - Deleted the Disconnect state information in the Power Dissipation and Supply Currents sections.

Revision A3 to Revision B

- Updated OPN (Ordering Part Number) throughout document.
- Replaced obsolete sales office listing page.
- Updated physical dimensions drawings.
- Absolute Maximum Ratings: Notes updated to standard.
- Operating Ranges: Temperature statement updated to standard.

ഗ

intellectual property right. Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

© 2002 Legerity, Inc. All rights reserved.

Trademarks

Legerity, the Legerity logo and combinations thereof, and QSLAC, DSLAC, are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.