

**DATA SHEET** 

## **General Description**



The ICS810001-21 is a PLL based synchronous clock generator that is optimized for digital video clock jitter attenuation and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO

PLL that is optimized to provide reference clock jitter attenuation, and to support the complex PLL multiplication ratios needed for video rate conversion. The second stage is a FemtoClock™ frequency multiplier that provides the low jitter, high frequency video output clock.

Preset multiplication ratios are selected from internal lookup tables using device input selection pins. The multiplication ratios are optimized to support most common video rates used in professional video system applications. The VCXO requires the use of an external, inexpensive pullable crystal. Two crystal connections are provided (pin selectable) so that both 60 and 59.94 base frame rates can be supported. The VCXO requires external passive loop filter components which are used to set the PLL loop bandwidth and damping characteristics.

#### **Features**

- Jitter attenuation and frequency translation of video clock signals
- Supports SMPTE 292M, ITU-R Rec. 601/656 and MPEG-transport clocks
- Support of High-Definition (HD) and Standard-Definition (SD) pixel rates
- Dual VCXO-PLL supports both 60 and 59.94Hz base frame rates in one device
- Supports both 1000/1001 and 1001/1000 rate conversions
- Dual PLL mode for high-frequency clock generation (36MHz to 148.5MHz)
- VCXO-PLL mode for low-frequency clock generation (27MHz and 26.973MHz)
- One LVCMOS/LVTTL clock output
- Two selectable LVCMOS/LVTTL clock inputs
- LVCMOS/LVTTL compatible control signals
- RMS phase jitter @148.3516MHz, (12kHz 20MHz): 1.089ps (typical)
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


### **Supported Input Frequencies**

f <sub>VCXO</sub> = 27MHz	$f_{VCXO} = 26.973MHz$
27.0000MHz	26.9730MHz
27.0270MHz	27.0000MHz
74.1758MHz	74.1016MHz
74.3243MHz	74.2499MHz
74.2500MHz	74.1758MHz
27.0270MHz	27.0000MHz
26.9730MHz	26.9461MHz
74.1758MHz	74.1016kHz
45.0000kHz	44.9550kHz
33.7500kHz	33.7163kHz
15.6250kHz	15.6094kHz
15.7343kHz	15.7185kHz
28.1250kHz	28.0969kHz


#### **Supported Output Frequencies**

f <sub>VCXO</sub> = 27MHz	f <sub>VCXO</sub> = 26.973MHz
148.5000MHz	148.3515MHz
74.2500MHz	74.1758MHz
49.5000MHz	49.4505MHz
33.0000MHz	32.9670MHz
162.0000MHz	161.8380MHz
81.0000MHz	80.9190MHz
54.0000MHz	53.9460MHz
36.0000MHz	35.9640MHz
27.0000MHz	26.9730MHz

## **Block Diagram**



# **Pin Assignment**



ICS810001-21
32 Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View

**Table 1. Pin Descriptions** 

1, 2	
Input/Output   Charge pump current setting pin.	
5, 22 nBP0, nBP1 Input Pullup PLL Bypass control pins. See block diagram.  6, 20, 29 GND Power Power supply ground.  7 CLK_SEL Input Pulldown Input clock select. When HIGH selects CLK1. When LOW, selects CL LVCMOS / LVTTL interface levels.  8, 9 CLK1, CLK0 Input Pulldown Single-ended clock inputs. LVCMOS/LVTTL interface levels.  10, 14, V0, V1, 15, 16 V2, V3 Input Pulldown VCXO PLL divider selection pins. LVCMOS/LVTTL interface levels.  12 MR Input Pulldown Active HIGH Master Reset. When logic HIGH, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output is enabled. LVCMOS/LVTTL interface levels.  13 MF Input Pulldown FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface levels.  14 VDDA Power Output supply pin.  15 Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface levels.  26 Input Pullup Output enable. When logic LOW, the clock output is in high-impedance logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  27 OE Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.  28 OF TALL SEL Input Pulldown Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	
S, 22   nBP1   Input   Pullup   PLL Bypass control pins. See block diagram.	
7 CLK_SEL Input Pulldown Input clock select. When HIGH selects CLK1. When LOW, selects CL LVCMOS / LVTTL interface levels.  8, 9 CLK1, CLK0 Input Pulldown Single-ended clock inputs. LVCMOS/LVTTL interface levels.  10, 14, 15, 16 V2, V3 Input Pulldown VCXO PLL divider selection pins. LVCMOS/LVTTL interface levels.  12 MR Input Pulldown Active HIGH Master Reset. When logic HIGH, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are causing the output is enabled. LVCMOS/LVTTL interface levels.  13 MF Input Pulldown FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface level Analog supply pin.  14 VDDA Power Output supply pin.  15 VDDO Power Output supply pin.  16 OE Input Pullup Output enable. When logic LOW, the clock output is in high-impedance logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.  24 Pullup Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.  25 Pulldown Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL1.	
Record   R	
10, 14, 15, 16	_K0.
15, 16  V2, V3  Input  Active HIGH Master Reset. When logic HIGH, the internal dividers are causing the output to go low. When logic LOW, the internal dividers are output is enabled. LVCMOS/LVTTL interface levels.  Input  Pulldown  Pulldown  FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface levels.  Input  Pulldown  FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface levels.  Analog supply pin.  Output supply pin.  Output supply pin.  Pullup  Output enable. When logic LOW, the clock output is in high-impedance logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  N1, N0  Input  Pulldown  FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.  Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	
12 MR Input Pulldown causing the output to go low. When logic LOW, the internal dividers at output is enabled. LVCMOS/LVTTL interface levels.  13 MF Input Pulldown FemtoClock multiplication factor select pin. LVCMOS/LVTTL interface 17 VDDA Power Analog supply pin.  18 VDDO Power Output supply pin.  19 Q Output Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface level 19 Output enable. When logic LOW, the clock output is in high-impedant logic HIGH, the output is enabled. LVCMOS/LVTTL interface level 19 Output enable. When logic LOW, the clock output is in high-impedant logic HIGH, the output is enabled. LVCMOS/LVTTL interface level 19 Output enable. Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL1.	
17 V <sub>DDA</sub> Power Analog supply pin.  18 V <sub>DDO</sub> Power Output supply pin.  19 Q Output Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface level of the logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  21 OE Input Pullup Output enable. When logic LOW, the clock output is in high-impedant logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface level Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	
18 V <sub>DDO</sub> Power Output supply pin.  19 Q Output Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface level of the clock output is in high-impedant logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface level of the clock output is enabled. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins. LVCMOS/LVTTL interface level of the clock output divide select pins.	e levels.
19 Q Output Single-ended VCXO PLL clock output. LVCMOS/LVTTL interface level 21 OE Input Pullup Output enable. When logic LOW, the clock output is in high-impedance logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface level  26 VTAL CEL Input Pulldown Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	
21 OE Input Pullup Output enable. When logic LOW, the clock output is in high-impedance logic HIGH, the output is enabled. LVCMOS/LVTTL interface levels.  23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface level Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	
23, 24 N1, N0 Input Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface levels.  Pulldown FemtoClock output divide select pins. LVCMOS/LVTTL interface level  Crystal select. When HIGH, selects XTAL1. When LOW, selects XTAL	els.
Crystal select. When HIGH, selects XTAL1. When LOW, selects XTA	ce. When
	ls.
LVOINOS/LVTTL IIILETIACE TEVEIS.	LO.
27, XTAL_OUT1, 28 XTAL_IN1 Input Crystal oscillator interface. XTAL_IN1 is the input. XTAL_OUT1 is the	output.
30, XTAL_OUT0, Input Crystal oscillator interface. XTAL_IN0 is the input. XTAL_OUT0 is the	output.
32 V <sub>DDX</sub> Power Power supply pin for VCXO charge pump.	

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> = V <sub>DDO</sub> = 3.465V		8.5		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance			22.5		Ω

## **Function Tables**

Table 3A. VCXO PLL Pre- and Feedback Divider Function Table

Input				VCXO PLL	. Configuration
V3	V2	V1	V0	Pre-Divider P	Feedback- Divider M
0 (default)	0 (default)	0 (default)	0 (default)	1000	1000
0	0	0	1	1001	1000
0	0	1	0	11000	4004
0	0	1	1	11011	4000
0	1	0	0	11000	4000
0	1	0	1	4004	4004
0	1	1	0	4004	4000
0	1	1	1	1000	1001
1	0	0	0	250	91
1	0	0	1	253	92
1	0	1	0	92	92
1	0	1	1	1	600
1	1	0	0	1	800
1	1	0	1	1	1728
1	1	1	0	1	1716
1	1	1	1	1	960

Table 3B. Input Frequency Table

Input				Crystal Frequency	uency (f <sub>VCXO</sub> )
V3	V2	V1	V0	27MHz	26.973MHz
0 (default)	0 (default)	0 (default)	0 (default)	27.0000MHz	26.9730MHz
0	0	0	1	27.0270MHz	27.0000MHz
0	0	1	0	74.1758MHz	74.1016MHz
0	0	1	1	74.3243MHz	74.2499MHz
0	1	0	0	74.2500MHz	74.1758MHz
0	1	0	1	27.0000MHz	26.9730MHz
0	1	1	0	27.0270MHz	27.0000MHz
0	1	1	1	26.9730MHz	26.9461MHz
1	0	0	0	74.1758MHz	74.1016MHz
1	0	0	1	74.2500MHz	74.1758MHz
1	0	1	0	27.0000MHz	26.9730MHz
1	0	1	1	45.0000kHz	44.9550kHz
1	1	0	0	33.7500kHz	33.7163kHz
1	1	0	1	15.6250kHz	15.6094kHz
1	1	1	0	15.7343kHz	15.7185kHz
1	1	1	1	28.1250kHz	28.0969kHz

Table 3C. Output Frequency Table (dual PLL Mode)

	Femto	Clock Look-up T	able	
f <sub>VCXO</sub>	MF	N1	N0	Output Frequency f <sub>Q</sub> (MHz)
	0	0	0	148.5000
	0	0	1	74.2500
	0	1	0	49.5000
27MHz	0	1	1	33.0000
27101172	1	0	0	162.0000
	1	0	1	81.0000
	1	1	0	54.0000
	1	1	1	36.0000
26.973MHz	0	0	0	148.3515
	0	0	1	74.1758
	0	1	0	49.4505
	0	1	1	32.9670
	1	0	0	161.8380
	1	0	1	80.9190
	1	1	0	53.9460
	1	1	1	35.9640

NOTE: Use the VCXO-PLL mode to achieve output Frequencies of 27MHz or 26.973MHz. See Table 3H.

### Table 3D. CLK\_SEL Function Table

Input		
CLK_SEL	Operation	
0 (default)	Selects CLK0 as PLL reference input.	
1	Selects CLK1 as PLL reference input.	

#### **Table 3E. MR Master Reset Function Table**

Input		
MR	Operation	
0 (default)	ault) Normal operation, internal dividers and the output Q are enabled.	
1	Internal dividers are reset. Q output is in logic low state (with OE = 1).	

#### Table 3F. FemtoCLock PLL Feedback Divider Function Table

Input	
MF	Operation
0 (default)	Selects MF = 22. The 2nd stage PLL (FemtoClock. multiplies the output frequency of the VCXO-PLL by 22.
1	Selects MF = 24. The 2nd stage PLL (FemtoClock. multiplies the output frequency of the VCXO-PLL by 24.

## **Table 3G. PLL Output Divider Function Table**

Input		
N1	N0	Operation
0 (default)	0 (default)	Output divider N = 4.
0	1	Output divider N = 8.
1	0	Output divider N = 12.
1	1	Output divider N = 18.

### **Table 3H. PLL BYPASS Logic Function Table**

Input		
nBP1 nBP0 Operation		Operation
0	0	VCXO-PLL mode: The input reference frequency is divided by the pre-divider P and is multiplied by the VCXO-PLL. $f_{OUT} = (f_{REF} \div P) * M$ .
0	1	Test mode: The input reference frequency is divided by the pre-divider P and the output divider N and bypasses both PLLs. $f_{OUT} = f_{REF} \div (P * N)$ .
1	0	FemtoClock Mode: The input reference frequency is divided by the pre-divider P multiplied by the 2 <sup>nd</sup> PLL (FemtoClock, MF). The 1 <sup>st</sup> PLL (VCXO-PLL, M) is bypassed. This mode does not support jitter attenuatiion. f <sub>OUT</sub> = (f <sub>REF</sub> ÷ P) * MF ÷ N.
1 (default)	1 (default)	Dual PLL Mode: both PLLs are cascaded for jitter attenuation and frequency multiplication. $f_{OUT} = (f_{REF} \div P) * M * MF \div N.$

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>DD</sub>	4.6V	
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to V <sub>DD</sub> -0.5V to V <sub>DD</sub> + 0.5V	
Outputs, V <sub>O</sub>	-0.5V to V <sub>DDO</sub> + 0.5V	
Package Thermal Impedance, $\theta_{JA}$	37°C/W (0 mps)	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> – 0.15	3.3	$V_{DD}$	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
$V_{DDX}$	Charge Pump Supply Voltage		V <sub>DD</sub> - 0.04	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				290	mA
I <sub>DDA</sub>	Analog Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current	No Load			4	mA
I <sub>DDX</sub>	Charge Pump Supply Current				4	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2.0		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volta	ıge		-0.3		0.8	٧
I <sub>IH</sub>	Input High Current	CLK[0:1], CLK_SEL, P[1:0], V[3:0], N[1:0], MR, MF, XTAL_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μА
		OE, nBP0, nBP1	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I <sub>IL</sub>	Input Low Current	CLK[0:1], CLK_SEL, P[1:0], V[3:0], N[1:0], MR, MF, XTAL_SEL	V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μА
		OE, nBP0, nBP1	$V_{DD} = 3.465, V_{IN} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -24mA	2.6			V
V <sub>OL</sub>	Output Low Vol	ltage	I <sub>OL</sub> = 24mA			0.5	V

### **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4	Output Fraguency	nBP0, nBP1 = 00	14		35	MHz
f <sub>OUT</sub> Output Frequ	Output Frequency	nBP1 = 1	31		175	MHz
tjit(Ø)	RMS Phase Jitter, (Random), NOTE 1	148.3516MHz, Integration Range: 12kHz – 20MHz		1.089		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		750	ps
odc	Output Duty Cycle		48		52	%
+	VCXO & FemtoClock PLL	M = 92, Bandwidth = 475Hz		100		ms
t <sub>LOCK</sub>	Lock Time; NOTE 2	M = 4004, Bandwidth = 6Hz		25		S


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

See Parameter Measurement Information Section.


NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Lock Time measured from power-up to stable output frequency.


# Typical Phase Noise at 148.3516MHz




## **Parameter Measurement Information**




3.3V Output Load AC Test Circuit



**Output Duty Cycle/Pulse Width/Period** 



**Output Rise/Fall Time** 



**Phase Jitter** 

## **Applications Information**

### **Recommendations for Unused Input Pins**

### Inputs:

#### **CLK Inputs**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from the CLK input to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perform ance, power supply isolation is required. The ICS810001-21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD},\,V_{DDA},\,V_{DDO}$  and  $V_{DDX}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 2*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 2. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

### **Schematic Example**

Figure 3 shows an example of the ICS810001-21 application schematic. In this example, the device is operated at  $V_{DD} = V_{DDX} = V_{DDO} = V_{DDA} = 3.3 \text{V}$ . The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V  $17\Omega$  LVCMOS driver. An optional 3-pole filter can also be used for additional spur reduction. It is recommended that the loop filter

components be laid out for the 3-pole option. This will also allow the 2-pole filter to be used. For the LVCMOS output, a termination example is shown in this schematic. For more termination approaches, please refer to the LVCMOS Termination Application Note.




Figure 3. ICS810001-21 Schematic Example


#### **VCXO-PLL EXTERNAL COMPONENTS**

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance ( $C_L$ ). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the *VCXO Crystal Selection Application Note*.

The crystal's load capacitance  $C_L$  characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors  $(C_{TUNE})$ .

If the crystal  $C_L$  is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal  $C_L$  is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than the crystal specification. In either case, the absolute tuning range is reduced. The correct value of  $C_L$  is dependant on the characteristics of the VCXO. The recommended  $C_L$  in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

The frequency of oscillation in the third overtone mode is not necessarily at exactly three times the fundamental frequency. The mechanical properties of the quartz element dictate the position of the overtones relative to the fundamental. The oscillator circuit may excite both the fundamental and overtone modes simultaneously. This will cause a nonlinearity in the tuning curve. This potential problem is why VCXO crystals are required to be



tested for absence of any activity inside a  $\pm 200$ ppm window at three times the fundamental frequency. Refer to  $F_{L_3OVT}$  and  $F_{L_3OVT_spurs}$  in the crystal Characteristics table.

The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.

#### VCXO Characteristics Table

Symbol	Parameter	Typical	Units
k <sub>VCXO</sub>	VCXO Gain	6.6	kHz/V
$C_{V\_LOW}$	Low Varactor Capacitance	15	pF
C <sub>V_HIGH</sub>	High Varactor Capacitance	29	pF

#### **VCXO-PLL Loop Bandwidth Selection Table**

Bandwidth	Crystal Frequency (MHz)	M	$\mathbf{R}_{S}$ (k $\Omega$ )	C <sub>S</sub> (µF)	C <sub>P</sub> (μF)	$\mathbf{R}_{SET}$ ( $\mathbf{k}\Omega$ )
6Hz (Low)	27	4004	175	4.7	0.01	8.0
80Hz (Mid)	27	1000	150	0.22	0.001	2.21
475Hz (High)	27	92	125	0.1	0.0001	3.3

## **Crystal Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
	Mode of Oscillation		Fundamental			
f	Fraguenay			27		MHz
f <sub>N</sub>	Frequency			26.973		MHz
f <sub>T</sub>	Frequency Tolerance				±20	ppm
$f_S$	Frequency Stability				±20	ppm
	Operating Temperature Range		0		70	0C
C <sub>L</sub>	Load Capacitance			12		pF
Co	Shunt Capacitance			4		pF
C <sub>O</sub> / C <sub>1</sub>	Pullability Ratio			220	240	
F <sub>L_3OVT</sub>	3 <sup>RD</sup> Overtone F <sub>L</sub>		200			ppm
F <sub>L_3OVT_spurs</sub>	3 <sup>RD</sup> Overtone F <sub>L</sub> Spurs		200			ppm
ESR	Equivalent Series Resistance				20	Ω
	Drive Level				1	mW
	Aging @ 25 <sup>0</sup> C				±3 per year	ppm

# **Reliability Information**

## Table 6. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32 Lead VFQFN


$ heta_{\sf JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	37.0°C/W	32.4°C/W	29°C/W		


### **Transistor Count**


The transistor count for ICS810001-21 is: 9365


## **Package Outline and Package Dimensions**

### Package Outline - K Suffix for 32 Lead VFQFN









There are 3 methods of indicating pin 1 corner at the back of the VFQFN package are:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type B: Dummy pad between pin 1 and N.
- 3. Type C: Mouse bite on the paddle (near pin 1)

**Table 7. Package Dimensions** 

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters					
Symbol	Minimum	Nominal	Maximum		
N		32			
Α	0.80		1.00		
A1	0		0.05		
А3		0.25 Ref.			
b	0.18	0.25	0.30		
N <sub>D</sub> & N <sub>E</sub>			8		
D & E		5.00 Basic			
D2 & E2	3.0		3.3		
е	0.50 Basic				
L	0.30	0.40	0.50		

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 7.

## **Ordering Information**

### **Table 8. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
810001DK-21	ICS10001D21	32 Lead VFQFN	Tray	0°C to 70°C
810001DK-21T	ICS10001D21	32 Lead VFQFN	2500 Tape & Reel	0°C to 70°C
810001DK-21LF	ICS0001D21L	"Lead-Free" 32 Lead VFQFN	Tray	0°C to 70°C
810001DK-21LFT	ICS0001D21L	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
	T4B	8	LVCMOS DC Characteristics Table - corrected typo in V <sub>IH</sub> row from 3V min. to 2V min.	
		10	Parameter Measurement Information - updated 3.3V Load AC Test Circuit Diagram.	
_		14	ar and ar and are	
В		15	Crystal Characteristics Table - added 3rd Overtone specs.	4/13/10
		16	Updated VFQFN Package Outline.	
			Updated datasheet Header/Footer.	



6024 Silver Creek Valley Road San Jose, California 95138

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Sales

Technical Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.