## CDC2509A 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

1G 🛮 11


12

**FBOUT** 

SCAS603A - APRIL 1998 - REVISED JUNE 1998

14 🛮 2G

13 🛮 FBIN



On-Chip Series Damping Resistors

No External RC Network Required

Operates at 3.3-V V<sub>CC</sub>

## description

The CDC2509A is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509A operates at 3.3-V V<sub>CC</sub> and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509A does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509A requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV<sub>CC</sub> to ground.

The CDC2509A is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

	INPUTS	;	OUTPUTS				
1G	2G	CLK	CLK 1Y 2Y (0:4) (0:3)		FBOUT		
Х	Х	L	L	L	L		
L	L	Н	L	L	Н		
L	Н	Н	∟	Н	Н		
Н	L	Н	Н	L	Н		
Н	Н	Н	н	Н	Н		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

### functional block diagram



### **AVAILABLE OPTIONS**

	PACKAGE				
TA	SMALL OUTLINE (PW)				
0°C to 70°C	CDC2509APWR				

## **Terminal Functions**

TERMINAL		TVDE	DESCRIPTION				
NAME	NO.	TYPE	DESCRIPTION				
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC2509A clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.				
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.				
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.				
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.				
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has and integrated $25-\Omega$ series-damping resistor.				
1Y (0:4)	3, 4, 5, 8, 9	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated $25-\Omega$ series-damping resistor.				
2Y (0:3)	16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series-damping resistor.				
AVCC	23	Power	Analog power supply. AV $_{CC}$ provides the power reference for the analog circuitry. In addition, AV $_{CC}$ can be used to bypass the PLL for test purposes. When AV $_{CC}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.				
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.				
Vcc	2, 10, 15, 22	Power	Power supply				
GND	6, 7, 18, 19	Ground	Ground				

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV <sub>CC</sub> (see Note 1)	
Input voltage range, V <sub>I</sub> (see Note 2)	
Voltage range applied to any output in the high or low state,	
V <sub>O</sub> (see Notes 2 and 3)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	
Storage temperature range, T <sub>sta</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. AVCC must not exceed VCC.
  - 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3. This value is limited to 4.6 V maximum.
  - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions (see Note 5)

		MIN	MAX	UNIT
V <sub>CC</sub> , AV <sub>CC</sub>	Supply voltage	3	3.6	٧
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		8.0	٧
VI	Input voltage	0	VCC	٧
loн	High-level output current		-12	mA
lol	Low-level output current		12	mA
™A	Operating free-air temperature	0	70	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub> , AV <sub>CC</sub>	MIN	TYP‡	MAX	UNIT
VIK	I <sub>I</sub> = −18 mA		3 V			-1.2	V
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2				
VOH	I <sub>OH</sub> = -12 mA	3 V	2.1			V	
	I <sub>OH</sub> = −6 mA		3 V	2.4			
	I <sub>OL</sub> = 100 μA	MIN to MAX			0.2		
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.8	V	
	I <sub>OL</sub> = 6 mA		3 V			0.55	
ΙĮ	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μА
l <sub>CC</sub> §	$V_I = V_{CC}$ or GND,	$I_O = 0$ , Outputs: low or high	3.6 V			10	μΑ
ΔlCC	One input at V <sub>CC</sub> - 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3.3 V to 3.6 V			500	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4		pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		6		pF

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclk	Clock frequency	80	100	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>†</sup>		1	ms

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30$ pF (see Note 6 and Figures 1 and 2)<sup>‡</sup>

PARAMETER	FROM (INPUT)/CONDITION	TO (OUTPUT)	V <sub>CC</sub> , AV <sub>CC</sub> = 3.3 V ± 0.165 V		V <sub>CC</sub> , AV <sub>CC</sub> = 3.3 V ± 0.3 V			UNIT	
	(INFOT)/CONDITION	(001701)	MIN	TYP	MAX	MIN	TYP	MAX	
tphase error, reference (see Note 7, Figure 3)	80 MHz < CLKIN↑ ≤ 100 MHz	FBIN↑				-700		-300	ps
tphase error, – jitter (see Note 8)	CLKIN↑ = 100 MHz	FBIN↑	-750		-350		-540		ps
t <sub>sk(o)</sub> §	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter <sub>(pk-pk)</sub> (see Figure 4)	Clkin = 100 MHz	Any Y or FBOUT				-150		150	ps
Duty cycle	F(clkin > 80 MHz)	Any Y or FBOUT				45%		55%	
t <sub>r</sub>		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
tf		Any Y or FBOUT		1.7	2.5	1.2		2.7	ns

<sup>†</sup>These parameters are not production tested.

<sup>8.</sup> Phase error does not include jitter. The total phase error is -900 ps to -200 ps for the 5% V<sub>CC</sub> range.




For ICC of AVCC, see Figure 5.

 $<sup>\</sup>Tilde{\$}$  The  $t_{SK(O)}$  specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

<sup>7.</sup> This is considered as static phase error.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  100 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r \leq$  1.2 ns,  $t_f \leq$  1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






Figure 2. Phase Error and Skew Calculations



### **TYPICAL CHARACTERISTICS**



#### **ANALOG SUPPLY CURRENT**






### **MECHANICAL INFORMATION**

### PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

