### **MEMORY**

# CMOS 1M x 16 BIT FAST PAGE MODE DYNAMIC RAM

# MB81V16160A -60/-70

### CMOS 1,048,576 x 16BIT Fast Page Mode Dynamic RAM

#### **■** DESCRIPTION

The Fujitsu MB81V16160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V16160A features a "fast page" mode of operation whereby high-speed random access of up to 256 bits of data within the same row can be selected. The MB81V16160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16160A is very small, the device can be used as a non-volatile memory in equipment, that uses batteries for primary and/or auxiliary power.

The MB81V16160A is fabricated using silicon gate CMOS and Fujitsu's advanced four layer pelysilison and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16160A are not critical and all inputs are TTL compatible.

### ■ ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to + 4.6	٧
Voltage of V <sub>CC</sub> supply relative to V <sub>SS</sub>	v <sub>cc</sub>	-0.5 to + 4.6	٧
Power Dissipation	PD	1.0	W
Short Circuit Output Current	1	50	m A
Operating Temperature	T <sub>OPE</sub>	0 to 70	°c
Storage Temperature	T <sub>STG</sub>	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


### **PRODUCT LINE & FEATURES**

	Parameter	MB81V16160A -60	MB81V16160A 70
RAS Access Time		60пѕ тах.	70пѕ тах.
Random Cycle Tir	ne	110ns min.	130ns min.
Address Access T	ime	30пs max.	35пs max.
CAS Access Time		15ns max.	17ns max.
Fast Page Mode (	Cycle Time	40ns min.	45 n s m i n .
Low Power	Operating current	324mW max.	288mW max.
Dissipation	Standby current	7.2mW max. (TTL level) /	3.6mW max. (CMOS level)


- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are LVTTL compatible
- 4096 refresh cycles every 65.6ms
- 1WE / 2CAS
- · Self refresh function

- Early write or  $\overline{\mathsf{OE}}$  controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

### **PACKAGE**



Plastic SOJ Package (LCC-42P-M01)




Plastic TSOP Packages (FPT-50P-M06)

(Normal Bend) (Reverse Bend)

### Package and Ordering Information


- 42-pin plastic (400mil) SOJ, order as MB81V16160A-XXPJ
- 50 pin plastic (400mil) TSOP-II with normal bend leads, order as MB81V16160A-XXPFTN
- 50-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB81V16160A-XXPFTR



## **CAPACITANCE** (T<sub>A</sub> = 25°C, f = 1MHz)

Parameter	Sym bal	Max	Unit
Input Capacitance, A0 to A11	C <sub>IN1</sub>	5	pF
Іприt Сарасіtапсе, RAS, LCAS, UCAS, WE, ОЕ	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

### PIN ASSIGNMENTS AND DESCRIPTIONS



### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Мах	Unit	Ambient Operating Temp.
Supply Veltage		v <sub>cc</sub>	3.0	3.3	3.6	.,	
Supply Voltage	Ш	V <sub>SS</sub>	0	0	0	٧	-0
Iпрut High Voltage, all iпрuts	1	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> +0.3	v	0°C to +70°C
Input High Voltage, all inputs/outputs*	1	V <sub>IL</sub>	-0.3		0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

### **FUNCTIONAL OPERATION**

### **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A11) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, twelve row address bits are input on pins A0-through-A11 and latched with the row address strobe ( $\overline{RAS}$ ) then, eight column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min) +  $t_{T}$  is automatically treated as the column address.

#### WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

### **DATA INPUT**

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}$  /  $\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by LCAS and DQ9-DQ16 is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because WE goes Low before  $\overline{LCAS}$  /  $\overline{UCAS}$ . in a delayed write or a read-modify-write cycle, WE goes Low after  $\overline{LCAS}$  /  $\overline{UCAS}$ ; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

#### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 $t_{RAC}$  : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max) is satisfied.

t<sub>CAC</sub> : from the falling edge of <del>LCAS</del> (for DQ1-DQ8) <del>UCAS</del> (for DQ9-DQ16) when t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max).

 $t_{AA}$  : from column address input when  $t_{RAD}$  is greater than  $t_{RAD}$  (max).

 $t_{OEA}$  : from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after  $t_{RAC}, t_{CAC},$  or  $t_{AA}$ .

The data remains valid until either LCAS / UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

### **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 256x16-bits can be accessed and, when multiple MB81V16160As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

### DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

	Parameter Notes				Value		
Paramete	' Notes	Symbol	Conditions	Min	Тур	Max	Unit
Output high voltage	1	v <sub>oh</sub>	I <sub>OH</sub> = -2.0 mA	2.4	_	_	v
Output low voltage		V <sub>OL</sub>	l <sub>OL</sub> = +2.0mA	_	_	0.4	v
Input leakage current (a	iny input)	l <sub>l(L)</sub>	$0V \le V_{IN} \le 3.6V$ ; $3.0V \le V_{CC} \le 3.6V$ ; $V_{SS} = 0V$ ; All other pins not under test = $0V$	-10	_	10	μ <b>Α</b>
Output leakage current		I <sub>DO(L)</sub>	0V ≤ V <sub>OUT</sub> ≤ 3.6V; Data out disabled	-10	_	10	
Operating current (Average power	MB81V16160A-60		RAS & LCAS, UCAS cycling;			90	m A
supply current) 2	MB81V16160A-70	I <sub>CC1</sub>	t <sub>RC</sub> = min	_	-	80	
Standby current (Power supply	TTL level	ı	RAS = LCAS, UCAS = V <sub>IH</sub>			2.0	m A
current)	CMOS level	I <sub>CC2</sub>	RAS = LCAS, UCAS ≥ V <sub>CC</sub> -0.2V	_	_	1.0	
Refresh current #1 (Average power	MB81V16160A-60		LCAS, UCAS = V <sub>IH</sub> , RAS cycling;			90	m A
supply current) 2	MB81V16160A-70	Іссз	t <sub>RC</sub> = min	_	_	80	IIIA
Fast Page Mode	MB81V16160A-60		RAS = V <sub>IL</sub> , LCAS, UCAS cycling;			90	m A
Current 2	MB81V16160A-70	I <sub>CC4</sub>	t <sub>PC</sub> = min		_	80	IIIA
Refresh current #2 (Average power	MB81V16160A-60		RAS cycling;			90	m A
supply current) 2	MB81V16160A-70	I <sub>CC5</sub>	CAS-before-RAS; t <sub>RC</sub> = min		_	80	IIIA
Refresh current #3 (Average power sup-	MB81V16160A-60	L	RAS = VIL, CAS = VIL				
ply current)	MB81V16160A-70		Self refresh ; trass = min.		_	1000	μΑ

### **AC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

N-	Bayanata N.		MB81V16	5160A-60	MB81V16	5160A-70	
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Unit
1	Time Between Refresh	t <sub>REF</sub>	_	65.6	_	65.6	ms
2	Random Read/Write Cycle Time	t <sub>RC</sub>	110	_	130		пѕ
3	Read-Modify-Write Cycle Time	tRWC	150	l	174	l	пѕ
4	Access Time from RAS 6,9	trac	1	60	l	70	пѕ
5	Access Time from CAS 7,9	tCAC	ı	15	ı	17	пѕ
6	Column Address Access Time 8,9	t <sub>AA</sub>	ı	30	ı	35	пѕ
7	Output Hold Time	tон	3	_	3	ı	пѕ
8	Output Buffer Turn On Delay Time	ton	0	_	0	1	пѕ
9	Output Buffer Turn Off Delay Time 10	t <sub>OFF</sub>		15	_	17	пѕ
10	Transition Time	t⊤	3	50	3	50	пѕ
11	RAS Precharge Time	t <sub>RP</sub>	40	_	50	_	пѕ
12	RAS Pulse Width	tras	60	100000	70	100000	пѕ
13	RAS Hold Time	t <sub>RSH</sub>	15	_	17	_	пѕ
14	CAS to RAS Precharge Time	tCRP	0	_	0	_	пѕ
15	RAS to CAS Delay Time 11,12	t <sub>RCD</sub>	20	45	20	53	пѕ
16	CAS Pulse Width	tcas	15	_	17	_	пѕ
17	CAS Hold Time	tсsн	60	_	70		пѕ
18	CAS Precharge Time (Normal) 19	t <sub>CPN</sub>	10	_	10	_	пѕ
19	Row Address Set Up Time	tasa	0	_	0		пѕ
20	Row Address Hold Time	trah	10	_	10		пѕ
21	Column Address Set Up Time	tasc	0	_	0	1	пѕ
22	Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	пѕ
23	Column Address Hold Time from RAS	t <sub>AR</sub>	35	_	35		пѕ
24	RAS to Column Address Delay Time 13	t <sub>RAD</sub>	15	30	15	35	пѕ
25	Column Address to RAS Lead Time	tral	30	_	35		пѕ
26	Column Address to CAS Lead Time	tCAL	30	_	35		пѕ
27	Read Command Set Up Time	t <sub>RCS</sub>	0	_	0		пѕ
28	Read Command Hold Time Referenced to RAS	t <sub>RRH</sub>	0	_	0	_	пѕ
29	Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0	_	0	1	пѕ
30	Write Command Set Up Time	twcs	0	_	0		пѕ
31	Write Command Hold Time	twch	15		15		пѕ
32	Write Hold Time from RAS	twcn	35	_	35	_	пѕ
33	WE Pulse Width	t <sub>WP</sub>	15	_	15	_	пѕ
34	Write Command to RAS Lead Time	t <sub>RWL</sub>	15	_	17	_	пѕ
35	Write Command to CAS Lead Time	tcwL	15	_	17	_	пѕ

# AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3,4,5

					MB81V1	MB81V16160A-70		
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Unit	
36	DIN Set Up Time	t <sub>DS</sub>	0	_	0	_	пѕ	
37	DIN Hold Time	t <sub>DH</sub>	15	_	15	_	пѕ	
38	Data Hold Time from RAS	t <sub>DHR</sub>	35	_	35	_	пѕ	
39	RAS to WE Delay Time 20	t <sub>RWD</sub>	80	_	92	_	пѕ	
40	CAS to WE Delay Time 20	towp	35	_	39	-	пѕ	
41	Column Address to WE Delay Time 20	tawd	50	_	57	_	пѕ	
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	t <sub>RPC</sub>	5	_	5		пѕ	
43	CAS Set Up Time for CAS-before- RAS Refresh	tcsR	0	_	0	_	пѕ	
44	CAS Hold Time for CAS-before- RAS Refresh	t <sub>CHR</sub>	10	_	12	_	пѕ	
45	Access Time from OE	t <sub>OEA</sub>	_	15	_	17	пѕ	
46	Output Buffer Turn Off Delay 10	toez	_	15	_	17	пѕ	
47	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	пѕ	
48	OE Hold Time Referenced to WE 16	t <sub>OEH</sub>	5	_	5	_	пѕ	
49	OE to Data In Delay Time	t <sub>OED</sub>	15	_	17	_	пѕ	
50	CAS to Data In Delay Time	topp	15	_	17	_	пѕ	
51	DIN to CAS Delay Time	t <sub>DZC</sub>	0	_	0	_	пѕ	
52	DIN to OE Delay Time	t <sub>D</sub> ZO	0	_	0	_	пѕ	
60	Fast Page Mode RAS Pulse width	trasp	l	100000	_	100000	пѕ	
61	Fast Page Mode Read/Write Cycle Time	t <sub>PC</sub>	40	_	45		пѕ	
62	Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PRWC</sub>	80	_	89		пѕ	
63	Access Time from CAS Precharge 9,18	t <sub>CPA</sub>		35	_	40	пѕ	
64	Fast Page Mode CAS Precharge Time	t <sub>CP</sub>	10	_	10	_	пѕ	
65	Fast Page Mode RAS Hold Time from CAS Precharge	<sup>t</sup> RHCP	35	_	40	_	пѕ	
66	Fast Page Mode CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	55	_	62	_	пѕ	

#### Notes:

- Referenced to V<sub>SS</sub>.
- 2.  $I_{CC}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  $I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$   $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3V$ .  $I_{CC1}$ ,  $I_{CC3}I_{CC4}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .  $I_{CC2}$  is specified during  $\overline{RAS} = V_{IH}$  and  $V_{IL} > -0.3V$ .
- An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS—only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume  $t_T = 5 \text{ ns}$ .
- 5. Input voltage levels are 0V and 3.0V, and input reference levels are  $V_{IH}(min)$  and  $V_{IL}(max)$  for measuring timing of input signals. Also, the transition time ( $t_T$ ) is measured between  $V_{IH}(min)$  and  $V_{IL}(max)$ .
  - The output reference levels are V<sub>OH</sub>=2.0V and V<sub>OL</sub>=0.8V.
- 6. Assumes that  $t_{RCD} \le t_{RCD}$  (max),  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig.2 and 3.
- 7. If  $t_{RCD} \ge t_{RCD}$  (max),  $t_{RAD} \ge t_{RAD}$  (max), and  $t_{ASC} \ge t_{AA}$ - $t_{CAC}$ - $t_{T_i}$  access time is  $t_{CAC}$ .
- 8. If  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{ASC} \le t_{AA} t_{CAC} t_{T_i}$  access time is  $t_{AA}$ .
- 9. Measured with a load equivalent to one TTL loads and 100pF.
- 10.  $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  are specified that output buffer change to high impedance state.
- 11. Operation within the  $t_{RCD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .

- 12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_T$  +  $t_{ASC}$  (min).
- 13. Operation within the  $t_{RAD}$  (max) limit ensures that  $t_{RAC}$  (max) can be met.  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, access tome is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
- 14. Either  $t_{\mbox{\scriptsize RRH}}$  or  $t_{\mbox{\scriptsize RCH}}$  must be satisfied for a read cycle.
- t<sub>WCS</sub> is specified as a reference point only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.
- 18.  $t_{CPA}$  is access time from the selection of a new column address (that is caused by changing both  $\overline{UCAS}$  and  $\overline{LCAS}$  from "L" to "H"). Therefore, if  $t_{CP}$  is long,  $t_{CPA}$  is longer than  $t_{CPA}$  (max).
- 19. Assumes that CAS-before-RAS refresh.
- 20.  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} > t_{WCS}$  (min), the cycle is an early write cycle and  $D_{OUT}$  pin will maintain high impedance state through out the entire cycle. If  $t_{CWD} > t_{CWD}$  (min),  $t_{RWD} > t_{RWD}$  (min), and  $t_{AWD} > t_{AWD}$  (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the  $D_{OUT}$  pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the  $D_{OUT}$  pin, and write operation can be executed by satisfying  $t_{RWL}$ ,  $t_{CWL}$ , and  $t_{RAL}$  specifications.





## **FUNCTIONAL TRUTH TABLE**


		CI	Clock Input				lress .		Input/Ou	ıtput Data			
Operation Mode									o DQ8	DQ9 to	DQ16	Reflesh	Note
	RAS	LCAS	UCAS	WE	OE	Row Column	Input	Output	Input	Output			
Standby	Н	н	Н	х	х	-	-	-	High-Z	-	High-Z	-	
Read Cycle	L	L H L	ΗLL	Н	L	Valid	Valid	-	Valid High-Z Valid	-	High-Z Valid Valid	Yes.*	t <sub>RCS</sub> ≥t <sub>RCS</sub> (min)
Write Cycle (Early Write)	L	L H L	I	L	х	Valid	Valid	Valid – Valid	High-Z	– Valid Valid	High-Z	Yes.*	t <sub>WCS</sub> ≥t <sub>WCS</sub> (min)
Read-Modify- Write Cycle	L	L H L	ΙΙΙ	H→L	L→H	Valid	Valid	Valid - Valid	Valid High-Z Valid	– Valid Valid	High-Z Valid Valid	Yes.*	
RAS-only Refresh Cycle	L	Н	Н	х	х	Valid	-	-	High-Z	-	High-Z	Yes.	
CAS-before-RAS Refresh Cycle	L	L	L	х	х	-	_	-	High-Z	-	High-Z	Yes.	t <sub>CSR</sub> ≥t <sub>CSR</sub> (min)
Hiddən Rəfrəsh Cyclə	H→L	LHL	I	н→х	L	-	-	-	Valid High-Z Valid	-	High-Z Valid Valid	Yes.	Previous dat is kept


X; "H" or "L"


<sup>\*;</sup> It is impossible in Fast Page Mode.

















16










Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.







A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A11 are defined by the on-chip refresh counter.

Column Addresses: Bits A0 through A7 are defined by latching levels on A0–A7 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8  $\overline{RAS}$  only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

Na	Parameter	Symbol	MB81V10	3160A-60	MB81V10	6160A-70	
NO.	Farameter	Зутов	Min	Max	Min	Max	Unit
90	Access Time from CAS	tFCAC	_	50		55	пѕ
91	Column Address Hold Time	tFCAH	35	1	35	_	пѕ
92	CAS to WE Delay Time	t <sub>FCWD</sub>	70	1	77	_	пѕ
93	CAS Pulse width	t <sub>FCAS</sub>	90	1	99	_	пѕ
94	RAS Hold Time	t <sub>FRSH</sub>	90	_	99	_	пѕ

Note. Assumes that CAS-before-RAS refresh counter test cycle only.

Fig. 17 – SELF REFRESH CYCLE (A0–A11 = WE = OE = "H" or "L")

RAS

V<sub>II</sub>

DQ
V<sub>OH</sub>

Output) V<sub>OL</sub>

HIGH-Z

A0 to A11, WE, OE = "H" or "L"

(At recommended operating conditions unless otherwise noted.)

No	Parameter	Symbol		3160A-60			Heit
	RAS Pulse Width		Min	Max	Min	Max	us
100		TRASS	100	_	100	_	
101	RAS Precharge Time	TAPS	110		125	_	пѕ
102	CAS Hold Time	t chs	-50	_	-50	_	пѕ

Note . Assumes self refresh cycle only

#### DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If CAS goes to "L" before /RAS goes to "L" (CBR) and the condition of CAS "L" and /RAS "L" is kept for term of tRASS (more than 100 µs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "/RAS=L" and "/CAS=L".


Exit from self refresh cycle is performed by toggling /RAS and /CAS to "H" with specified tCHS min.. In this time, /RAS must be kept "H" with specified tRPS min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

#### Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles
   Self refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tREF max
- 2) In the case that burst CBR refresh or distributed/burst /RAS only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst /RAS only refresh must be executed before and after Self refresh cycles.




\* read/write operation can be performed non refresh time within tNS or tSN

### **PACKAGE DIMENSIONS**

(Suffix: -PJ)



# PACKAGE DIMENSIONS (Continued) (Suffix: -PFTN/PFTR)



Notes

Notes

### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

# **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 1015 Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa 211, Japan Tel: (044) 754-3753 FAX: (044) 754-3332

### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 FAX: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10 63303 Dreieich-Buchschlag, Germany Tel: (06103) 690–0 FAX: (06103) 690–122

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0718 Tel: 336-1600 FAX: 336-1609

I9504 © FUJITSU LIMITED Printed in Japan