Microcircuits

CMOS G65SCXXX 8-Bit Microprocessor Family

Features

- CMOS family that is compatible with NMOS 6500 series microprocessors
- Uses single +5 volt power supply
- Low power consumption (4mA @ 1 MHz) allows battery-powered operation
- Enhanced instruction set: 27 additional op codes encompassing eight new instructions enhance software performance compared to existing NMOS 6500 microprocessor instruction set
 - -64 microprocessors instuctions
 - -178 operational codes
 - —15 addressing modes
- 65K-byte addressable memory
- 1, 2, 3, 4, 5 or 6 MHz operation
- Choice of external or on-board clock generator operation
- On-board clock generator/oscillator can be driven by an external single-phase clock input, an RC network, or a crystal circuit
- Advanced memory access timing (ϕ 4) on selected versions
- Early address valid allows use with slower memories
- Early write data for dynamic memories
- 8-bit parallel processing
- Decimal and binary arithmetic
- Pipeline architecture
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- 8-bit bidirectional data bus
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800
- Available on selected versions, a memory lock output and bus enable input signals simplify multiprocessor designs

General Description

The G65SCXXX 8-bit microprocessor family is manufactured using the state-of-the-art silicon gate CMOS process. The G65SC02 and G65SC12 devices are pin-to-pin compatible with NMOS versions of the 6500 currently on the market. The G65SC102 and G65SC112 devices include several enhancements not available with other designs. All of the microprocessors are software compatible and provide 65K bytes of memory addressing and two interrupt inputs. All are bus compatible with MC6800 products.

As shown in Table I, the G65SC02, G65SC102 and G65SC112 clock generator circuit may be driven by an external crystal (Figure 2a), an RC network (Figure 2b) or by an external clock source. The G65SC12 requires an external clock source and is intended for multiprocessor applications where maximum timing control is necessary. The three family members with on-chip oscillators are intended for high performance, low cost operations where single phase inputs, crystals, or RC inputs provide the time base.

All of the microprocessors in the G65SCXXX family are pin-to-pin compatible with the NMOS 6500 microprocessors offered by several other manufacturers. However, the use of the leading-edge CMOS process technology ensures several software or programming enhancements not available to users to the NMOS 6500. The enhancements include two additional addressing modes, an expanded microprocessor instruction set (from 56 to 64 instructions), and expanded operational codes (from 151 to 178). In addition, a series of operational enhancements are provided which materially improve the effective use of the microprocessor. These enhancements are explained in Table V of the section of this data sheet devoted to system software and programming. This series of microcessors provides the user an architecture and instruction set with which he is basically familiar (6502), the several operational enhancements notwithstanding, plus all of the advantages of leading edge CMOS technology; i.e., increased noise immunity, higher reliability, and greatly reduced power consumption.

Table I. G65SCXXX Family Microprocessor Capabilities

| ITEM NO. | PART NUMBER | DIP PINS | ADDRESSABLE MEMORY (BYTES) | ON-BOARD CLOCK OSCILLATOR (SEE NOTE) | EXTERNAL CLOCK GENERATOR REQUIRED | ADVANCED MEMORY ACCESS (64) | ĪRQ | NMI | so | DBE | BE | SYNC | RDY | ML | RES |
|-------------|----------------|-------------|----------------------------------|---|--|-----------------------------------|-----|-----|----|-----|----|------|-----|----|-----|
| 1 | G65SC02 | 40 | 65K | • | | | ٠ | • | • | | | • | • | | • |
| 2 | G65SC12 | 40 | 65K | | • | | ٠ | • | • | ٠ | | • | | | • |
| 3 | G65SC102 | 40 | 65K | • | | • | • | • | • | _ | • | • | • | • | • |
| 4 | G65SC112 | 40 | 65K | • | | | • | • | • | | • | • | • | • | 三 |

NOTE: These devices can operate in any of the following clock generation modes

1 External crystal

2 External RC network

3 dO(IN) from external clock source

C0261100A

General Description (Continued)

In addition to enhanced software programming, the use of CMOS processing also allows several hardware enhancements that are not available to users of the NMOS 6500 products. These hardware enhancements are listed and explained in Table II.

The G65SC102 offers the advantage of an on-board divide-by-four oscil-

lator, increasing the available access time (tACC) by approximately 25%. All versions of the G65SCXXX microprocessor family are available in plastic, ceramic, cerdip, or leadless chip carrier packaging. All versions are available in 1, 2, 3, 4, 5 and 6 MHz maximum operating frequencies.

Absolute Maximum Ratings: (Note 1)

| Rating | Symbol | Value | Unit |
|-----------------------|--------|------------------|------|
| Supply Voltage | VDD | -0.3 to +7.0 | ٧ |
| Input Voltage | Vin | -0.3 to VDD +0.3 | ٧ |
| Operating Temperature | TA | -40 to +85 | °C |
| Storage Temperature | Ts | -55 to +150 | °C |

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:

 Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

DC Characteristics: $VDD = 5.0V \pm 5\%$, VSS = 0V, $TA = -40^{\circ}C$ to $+85^{\circ}C$ Industrial, 0° to $+70^{\circ}C$ Commercial

| Parameter | Symbol | Min | Max | Unit |
|---|----------------------|-------------------------|-------------------------------------|----------|
| Input High Voltage φ0(IN), CLK (IN) φ2 (IN) RES, NMI, RDY, IRQ, Data, SO, DBE, BE | Viн | 2.4 Vpp - 0.2 2.0 | Vpp + 0.3 Vpp + 0.3 Vpp + 0.3 | V V |
| input Low voltage φ0, (IN), CLK (IN) φ1 (IN) RES, NMI, RDY, IRQ, Data, SO, DBE, BE | VIL | -0.3 -0.3 -0.3 | 0.4 0.2 0.8 | v v |
| Input Leakage Current (VIN = 0 to VDD) RES, NMI, RDY, IRQ, SO, DBE, BE (Internal Pull-Up). CLK (IN) [102] \$\phi2\$ (IN), \$\phi0\$ (IN), CLK (IN) [02, 12, 112] | lin | | 1.0/ – 100 ±1.0 | μΑ μΑ |
| Three-State Leakage Current Address, Data, R/W | frsi | | ± 10.0 | μΑ |
| Output High Voltage (IoH = -100μ A, Voo = 4.75V) SYNC, Data, A0–A15, R/W | Vон | 2.4 | | v |
| Output Low Voltage (IoL = 1.6 mA, VD0 = 4.5V) SYNC, Data, A0-A15, R/W | Val | _ | 0.4 | v |
| Supply Current f = 1 MHz (No Load) f = 2 MHz f = 3 MHz f = 4 MHz | too | <u> </u> | 4 8 12 16 | mA |
| Standby Power Dissipation (\$\phi 2 = ViH, Inputs = Vss or VDD Outputs Unloaded) | Psay | | 50.0 | μW |
| Capacitance (VIN = 0, TA = 25°C, f = 1 MHz Logic, ϕ 0(IN), CLK (IN) A0-A15, R/W Data (Three-State) ϕ 2 (IN) | Cin CTS C2(IN) | <u>-</u> - | 10 15 40 | рF |

©2000 California Micro Devices Corp. All rights reserved.



AC Characteristics, G65SC02, G65SC12, G65SC112: $VDD = 5.0V \pm 5\%$. TA = -40° C to $+85^{\circ}$ Industrial. 0° C to $+70^{\circ}$ C Commercial

| | | 1 / | ИНz | 21 | MHz | 3 | MHz | 41 | ИНz | 5 1 | ИНz | 61 | ИHz | |
|---|---------------|-----|-------|------|-------|------|------------|------|-------|------|-------|------------|------------|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Delay Time, $\phi 0$ (IN) to $\phi 2$ (OUT) | tοφο | - | 40 | 1 | 40 | - | 40 | _ | 40 | _ | 35 | - | 30 | nS |
| Delay Time, \$\phi 2 (IN) to \$\phi 2 (OUT) | to de | _ | 35 | _ | 35 | _ | 35 | _ | 35 | - | 35 | _ | 30 | nS |
| Delay Time, φ1 (OUT) to φ2 (OUT) | tD ø 1 | _ | 50 | _ | 50 | _ | 50 | _ | 50 | - | 35 | _ | 30 | NS |
| Delay Time, \$\phi_2\$ (OUT) to $\overline{\text{OSC}}$ (OUT) | toosc | _ | 50 | - | 50 | _ | 50 | _ | 50 | _ | 35 | - | 30 | nS |
| Cycle Time | tcyc | 1.0 | DC | 0.50 | DC | 0.33 | DC | 0.25 | DC | 0.20 | DC | 0.167 | DC | μS |
| Clock Pulse Width Low | tew (¢2L) | 430 | 10000 | 210 | 10000 | 150 | 10000 | 100 | 10000 | 90 | 10000 | 80 | 10000 | nS |
| Clock Pulse Width High | tρw (φ2H) | 450 | _ | 220 | _ | 160 | _ | 110 | _ | 85 | _ | 75 | _ | nS |
| Fall Time, Rise Time | tr, ta | _ | 25 | _ | 20 | _ | 15 | _ | 12 | - | 10 | _ | 10 | пS |
| Address Hold Time | tan | 15 | _ | 15 | | 15 | _ | 15 | _ | 5 | _ | 5 | _ | пS |
| Address Setup Time | tads | _ | 125 | | 100 | _ | 8 5 | - | 70 | - | 60 | _ | 5 5 | nS |
| Access Time | tacc | 775 | _ | 340 | _ | 200 | _ | 140 | 1 | 110 | _ | 8 5 | _ | nS |
| Read Data Hold Time | t DHR | 10 | _ | 10 | _ | 10 | | 10 | - | 5 | _ | 5 | _ | n\$ |
| Read Data Setup Time | tosa | 100 | _ | 60 | _ | 40 | _ | 30 | _ | 27 | _ | 25 | _ | nS |
| Write Data Delay Time | twos | _ | 175 | _ | 100 | _ | 75 | _ | 55 | _ | 50 | _ | 45 | пS |
| Write Data Hold Time | tonw | 30 | _ | 30 | _ | 30 | - | 30 | _ | 15 | _ | 15 | _ | nS |
| SYNC, ML Setup Time | tsy, tml | _ | 125 | _ | 100 | - | 85 | _ | 70 | _ | 60 | _ | 55 | nS |
| SYNC, ML Hold Time | tsyh, Tmlh | 10 | _ | 10 | _ | 10 | _ | 10 | _ | 5 | _ | 5 | - | nS |
| SO Setup Time | tso | 75 | | 50 | _ | 35 | _ | 25 | _ | 22 | _ | 20 | _ | nS |
| Processor Control Setup Time | tPSC | 200 | - | 110 | _ | 80 | _ | 60 | _ | 55 | _ | 50 | _ | nS |


AC Characteristics, G65SC102: Vob = 5.0V ±5%. TA = -40° C to ±85° C Industrial, 0° C to ±70° C Commercial

| | | 1 1 | ИНz | 21 | MHz | 3 1 | ИНz | 4 1 | ИНz | 5 1 | MHz | 61 | ИНz | |
|--|----------------|-----|-------|----------|-------|------|------------|------|-------|------|----------|-------|-------|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Delay Time, CLK (IN) to 62 (OUT) | tclk | 1 | 75 | _ | 75 | - | 75 | | 75 | _ | 60 | _ | 50 | nS |
| Delay Time, OSC (OUT) to \$2 (OUT) | toosc | _ | 70 | — | 70 | 1 | 70 | _ | 70 | _ | 55 | _ | 45 | п |
| Cycle Time | tcyc | 1.0 | DC | 0.50 | DC | 0.33 | DC | 0.25 | DC | 0.20 | DC | 0.167 | DC | μS |
| Clock Pulse Width Low | tpw (¢2L) | 430 | 10000 | 210 | 10000 | 150 | 10000 | 100 | 10000 | 90 | 10000 | 80 | 10000 | nS |
| Clock Pulse Width High | tρw (φ2H) | 450 | _ | 220 | | 160 | _ | 110 | _ | 85 | _ | 75 | | nS |
| Fall Time, Rise Time | tf, tR | - | 25 | _ | 20 | - | 15 | _ | 12 | _ | 10 | _ | 10 | nS |
| Delay Time, \$\phi 2 (OUT) to \$\phi 4 (OUT) | tavs | - | 250 | _ | 125 | - | 83 | - | 63 | _ | 52 | _ | 42 | nS |
| Address Valid to $\phi4$ (OUT) | tada | 100 | _ | 25 | _ | 16 | _ | 12 | _ | 8 | _ | 5 | _ | nS |
| Address Hold Time | tah | 15 | _ | 15 | - | 15 | _ | 15 | _ | 10 | - | 10 | - | nS |
| Access Time | tacc | 775 | - | 340 | - | 200 | - | 140 | _ | 110 | _ | 85 | _ | nS |
| Read Data Hold Time | tohra. | 10 | _ | 10 | - | 10 | - | 10 | _ | 5 | | 5 | _ | пS |
| Read Data Setup Time | tosr . | 100 | - | 60 | - | 49 | _ | 30 | _ | 27 | _ | 25 | _ | nS |
| Write Data Hold Time | tohw | 30 | | 30 | _ | 30 | - | 30 | - | 15 | _ | 15 | _ | nS |
| Write Data Delay Time | tDO ¢ 4 | | 200 | - | 110 | _ | 8 5 | _ | 65 | _ | 50 | _ | 45 | nS |
| SYNC, ML Setup Time | tsy, tML | _ | 125 | _ | 100 | _ | 85 | _ | 70 | _ | 60 | _ | 55 | nS |
| SYNC, ML Hold Time | tsyh, tmlh | 10 | _ | 10 | + | 10 | _ | 10 | _ | 5 | _ | 5 | _ | nS |
| SO Setup Time | tso | 75 | - | 50 | _ | 35 | _ | 25 | _ | 22 | _ | 20 | _ | nS |
| Processor Control Setup Time | tecs | 200 | _ | 110 | | 80 | _ | 80 | _ | 55 | <u> </u> | 50 | _ | пS |

© 2000 California Micro Devices Corp. All rights reserved.


TIMING DIAGRAM:

G65SC02 G65SC12 G65SC112



TIMING DIAGRAM:

G65SC102




Notes: 1 Load = 100 pF.

- 2. Voltage levels shown are Vi \approx 0.4 V, VH \geq 2.4 V, unless otherwise specified
- 3. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.


TIMING DIAGRAM:

G65SC02 G65SC12 G65SC112



TIMING DIAGRAM:

G65SC102



Notes: 1 Load = 100 pF.

2 Voltage levels shown are VL > 0.4 V, VH > 2.4 V, unless otherwise specified.

3. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.

Functional Description (Continued)

Index Registers

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible.

Stack Pointer

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack. The stack pointer is automatically incremented and

decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts.

Processor Status Register

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags.

Signal Description

Address Bus (AO-AXX)

Refer to the particular package configuration for the respective number of address lines.

In both the 40-pin and 44-pin packages, A0-A15 forms a 16-bit address bus for memory and I/O exchanges on the data bus. The address lines are set (See BE below.) to the high impedance state by the bus enable (BE) signal. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pF.

Bus Enable (BE)

This signal allows external control of the data and the address output buffers and R/\overline{W} . For normal operation, BE is high causing the address buffers and R/\overline{W} to be active and the data buffers to be active during a write cycle. For external control, BE is held low to disable the buffers.

Clock In (CLK (IN))

The 65SC10X Series is supplied with an internal clock generator operating at four times the $\phi 2$ frequency. The frequency of these clocks is externally controlled by the crystal or oscillator circuit shown in Figure 2.

Phase 0 in $(\phi 0(IN))$

This is the buffered clock input to the internal clock generator on the G65SC0X series. Clock outputs $\phi1(OUT)$ and $\phi2(OUT)$ are derived from this signal.

Phase 2 In (\phi2(IN))

This is the unbuffered clock input to the internal clock generator on the G65SC1X and G65SC11X series. The clock output, ϕ 2(OUT), is derived from this signal.

Data Bus Enable (DBE)

This TTL-compatible input allows external control of the three-state data output buffers. In normal operation, DBE would be driven by the phase two (ϕ 2) clock, thus allowing data input from microprocessor only during ϕ 2. During the read cycle, the data bus buffers are internally disabled, becoming essentially an open circuit. To disable the data bus externally, DBE should be held low.

Data Bus (D0-D7)

6

The data lines (D0-D7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-state buffers capable of driving one TTL load and 130 pF. The data lines are set to the high impedance state by BE or DBE.

Interrupt Request (IRQ)

This TTL compatible signal requests that an interrupt sequence begin within the microprocessor. The \overline{IRQ} is sampled during $\phi2$ operation; if

the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during $\phi 1$. The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm external resistor should be used for proper wire-OR operation.

Memory Lock (ML)

In a multiprocessor system, $\overline{\text{ML}}$ indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. $\overline{\text{ML}}$ goes low during ASL, DEC, INC, LSR, ROL, ROR, TRB, TSB memory referencing instructions. This signal is low for the modify and write cycles.

Non-Maskable Interrupt (NMI)

A negative-going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. The $\overline{\text{NMI}}$ is sampled during $\phi2$: the current instruction is completed and the interrupt sequence begins during $\phi1$. The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine. However, it should be noted this is an edge-sensitive input. As a result, another interrupt will occur if there is another negative-going transition and the program has not returned from a previous interrupt. Also, no interrupt will occur if $\overline{\text{NMI}}$ is low and negative-going edge has not occurred since the last non-maskable interrupt.

Oscillator Out (OSC (OUT))

On the G65SC102 microprocessor, an internal inverter and a resistor are connected between pins 35 and 37 on the DIP package and pins 39 and 41 on the PLCC package. The inverter has sufficient loop gain to provide oscillation using an external crystal.

Phase 1 Out (φ1(OUT))

This inverted ϕ 2(OUT) signal provides timing for external R/ \overline{W} operations.

Phase 2 Out (φ2(OUT))

This signal provides timing for external bus R/\overline{W} operations. Addresses are valid after the address setup time (tabs) from the falling edge of $\phi 2(OUT)$.

Phase 4 Out (ϕ 4(OUT))

This signal is delayed by tavs from $\phi 2(OUT)$. The address output is valid prior to the rising edge of $\phi 4(OUT)$.

©2000 California Micro Devices Corp. All rights reserved.

Signal Description (Continued)

Ready (RDY)

This input signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state during or coincident with phase one $(\phi 1)$ will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two $(\phi 2)$ in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

Reset (RES)

This input is used to reset the microprocessor. Reset must be held low for at least two clock cycles after. Vop. reaches operating voltage from a power down. A positive transition on this pin will then cause an initialization sequence to begin. After the system has been operating, a low on this line of at least two cycles will cease microprocessing activity.

When a positive edge is detected, there is an initialization sequence tasting six clock cycles. The previous program counter and status register values are written to the stack memory area. Then the interrupt mask flag is set, the decimal mode is cleared and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. This input should be high in normal operation.

Read/Write (R/W)


This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location. R/\overline{W} is set to the high impedance state by BE.

Set Overflow (SO)

A negative transition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of $\phi 1$.

Synchronize (SYNC)

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during $\phi 1$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the $\phi 1$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.




C1. C2 = 51pF

R1 = 200K Ω (not required for G65SC102)

X1 = 1MHz

Figure 2(a). Crystal Circuit for Internal Oscillator



Suggested RC network configuration for internal oscillator.

1 MHz operation at VDD = 5.0V:

C = 56pF

 $R = 5.6 \text{ K}\Omega$

Figure 2(b). RC Circuit for Internal Oscillator

Table II. Microprocessor Hardware Enhancements

| Function | NMOS 6500 | G65SCXXX Family |
|---|--|---|
| Oscillator. | Requires external active components. | Crystal or RC network will oscillate when connected between $\phi 0$ (IN) and $\phi 1$ (OUT). |
| Assertion of Ready (RDY) during write operations. | Ignored. | Stops processor during $\phi 2$. |
| 1X series clock inputs. | Two non-overlapping clock inputs (φ1 and φ2) are required. | φ2 (IN) is the only required clock |
| Unused input-only pins (IRQ, NMI, RDY, RES, SO, DBE, BE). | Must be connected to low impedance signal to avoid noise problems. | Connected internally by a high-resistance to VDD (approximately 1 Megohm). |

© 2000 California Micro Devices Corp. All rights reserved

Addressing Modes

Fifteen addressing modes are available to the user of the GTE G65SCXXX family of microprocessors. The addressing modes are described in the following paragraphs:

Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Accumulator Addressing

This form of addressing is represented with a one byte instruction and implies an operation on the accumulator.

Immediate Addressing

With immediate addressing, the operand is contained in the second byte of the instruction, no further memory addressing is required.

Absolute Addressing

For absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Therefore, this addressing mode allows access to the total 65K bytes of addressable memory.

Zero Page Addressing

Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. The careful use of zero page addressing can result in significant increase in code efficiency.

Absolute Indexed Addressing

Absolute indexed addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Zero Page Indexed Addressing

Zero page absolute addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

Relative Addressing

Relative addressing is used only with branch instruction; it establishes a destination for the conditional branch.

Zero Page Indexed Indirect Addressing

With zero page indexed indirect addressing (usually referred to as Indirect X) the second byte of the instruction is added to the contents of the X index register; the carry is discarded. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

Absolute Indexed Indirect Addressing (Jump Instruction Only)

With absolute indexed indirect addressing, the contents of the second and third instruction bytes are added to the X register. The result of this addition points to a memory location containing the lower-order eight bits of the effective address. The next memory location contains the higher-order eight bits of the effective address.

Indirect Indexed Addressing


This form of addressing is usually referred to as Indirect, Y. The second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

Zero Page Indirect Addressing

In this form of addressing, the second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits is always zero. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address.

Absolute Indirect Addressing (Jump Instruction Only)

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the 16 bits of the program counter.






Figure 3. Microprocessor Programming Model

©2000 California Micro Devices Corp. All rights reserved

8

Table III. Instruction Set—Alphabetical Sequence

Add Memory to Accumulator with Carry "AND" Memory with Accumulator Shift One Bit Left Branch on Carry Clear Branch on Carry Set Branch on Result Zero ADC AND ASL BCC BCS BEQ Test Memory Bits with Accumulator Branch on Result Minus BIT BNE Branch on Result Not Zero Branch on Result Plus BRA **Branch Always** BAK Force Break BVC Branch on Overflow Clear BVS CLC CLD CLD Branch on Overflow Set Clear Carry Flag Clear Decimal Mode Clear Interrupt Disable Bit Clear Overflow Flag CMP CPX CPY Compare Memory and Accumulator Compare Memory and Index X Compare Memory and Index Y Decrement by One Decrement Index X by One Decrement Index Y by One DEX DEY "Exclusive-or" Memory with Accumulator Increment by One EOR INC Increment Index X by One Increment Index Y by One INX INY JMP Jump to New Location JSR Jump to New Location Saving Return Address Load Accumulator with Memory Load Index X with Memory LDA LDX

Load Index Y with Memory Shift One Bit Right No Operation
"OR" Memory with Accumulator NOP Push Accumulator on Stack Push Processor Status on Stack Push Index X on Stack Push Index Y on Stack PHX PLA Pull Accumulator from Stack Pull Processor Status from Stack PLX PLY Pull Index X from Stack Pull Index Y from Stack ROL Rotate One Bit Left Rotate One Bit Right Return from Interrupt Return from Subroutine RTI SBC Subtract Memory from Accumulator with Borrow Set Carry Flag Set Decimal Mode SED SEI STA Set Interrupt Disable Bit Store Accumulator in Memory Store index X in Memory Store Index Y in Memory STY STZ
 TAX Store Zero in Memory Transfer Accumulator to Index X Transfer Accumulator to Index Y
Test and Reset Memory Bits with Accumulator
Test and Set Memory Bits with Accumulator TRB • TSB TSX Transfer Stack Pointer to Index X

TSX Transfer Stack Pointer to Index X
TXA Transfer Index X to Accumulator
TXS Transfer Index X to Stack Pointer
TYA Transfer Index Y to Accumulator

Note ● = New Instruction

| LSD | _ | Ī | | | 1 | | | | 1 | | | | <u> </u> | | | | Γ |
|-----|------------|---------------|-------------|---|---------------|---------------|---------------|---|-----|---------------|-------------|---|---------------|---------------|---------------|---|-------------|
| MSD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | Α | В | С | ۵ | Ε | F | |
| 0 | BRK | ORA ind, X | | | T\$8 | ORA zpg | ASL zpg | | PHP | ORA imm | ASL A | | - FSB 1006 | ORA abs | ASL abs | | 0 |
| 1 | BPL rel | ORA ind, Y | ORA | | TRB Z00 | ORA zpg. X | ASL zpg. X | | CLC | ORA abs. Y | •NC A | | STREE . | ORA abs. X | ASL abs. X | | 1 |
| 2 | JSR abs | AND ind, X | | | BIT zpg | AND zpg | ROL zpg | | PLP | AND imm | ROL A | | BIT | AND abs | ROL abs | | 2 |
| 3 | BMI rel | AND ind, Y | IAND Ind | | ≕BiT zpg X | AND zpg. X | ROL zpg. X | | SEC | AND abs. Y | -OEC | | BIT | AND abs. X | ROL abs. X | | 3 |
| 4 | RTI | EOR ind, X | | | | EOR zpg | LSR zpg | | РНА | EOR Imm | LSR A | | JMP abs | EOR abs | LSR abs | | 4 |
| 5 | BVC rel | EOR ind, Y | -EOA | | | EOR zpg. X | LSR zpg. X | | CLI | EOR abs. Y | РН Ү | | | EOR abs. X | LSR abs. X | | 5 |
| 6 | RTS | ADC ind, X | | | STZ -zpg | ADC zpg | ROR zpg | | PLA | ADC imm | ROR A | | JMP ind | ADC abs | ROR abs | | 6 |
| 7 | BVS rel | ADC ind, Y | ADC ind | | STZ Zpg: X | ADC zpg, X | ROR zpg. X | | SEI | ADC abs. Y | PLY | | SMP HOD, X | ADC abs. X | ROR abs. X | | 7 |
| 8 | BRA. | STA ind, X | | | STY zpg | STA zpg | STX zpg | | DEY | BIT | TXA | | STY | STA abs | STX abs | | 8 |
| 9 | BCC rel | STA ind, Y | STA | | STY zpg. X | STA zpg. X | STX zpg. Y | | TYA | STA abs. Y | TXS | | SEZ. | STA abs. X | STZ. | | 9 |
| A | LDY imm | LDA ind, X | LDX | | LDY zpg | LDA zpg | LDX zpg | | TAY | LDA imm | TAX | | LDY abs | LDA abs | LDX abs | | A |
| В | BCS rel | LDA ind, Y | LDA and | | LDY zpg. X | LDA zpg. X | LDX zpg. Y | | CLV | LDA abs. Y | TSX | · | LDY abs. X | LDA abs, X | LDX abs. Y | | В |
| С | CPY imm | CMP ind, X | | | CPY zpg | CMP zpg | DEC zpg | | INY | CMP | DEX | | CPY abs | CMP abs | DEC abs | | С |
| D | BNE rei | CMP ind, Y | CMF | | | CMP zpg. X | DEC zpg. X | | CLD | CMP abs. Y | энх Э | | | CMP abs. X | DEC abs. X | | D |
| Ε | CPX | SBC ind, X | | | CPX zpg | SBC | INC zpg | | INX | SBC | NOP | | CPX abs | SBC abs | INC abs | | E |
| F | BEQ rei | SBC ind, Y | SBC | | | SBC zpg. X | INC zpg. X | | SED | SBC abs. Y | PO | | | SBC abs. X | INC abs. X | | F |
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | | В | С | D | E | F | |

Note = New Op Codes

Figure 4. Microprocessor Op Code Table

Table IV. Operational Codes, Execution Time, and Memory Requirements

| | | | MI | - | | so- | | ER | | | 4) | Ţ, | INIT | _ | Ţ | (1 | | | | | | 1) | Τ | (1 | | | ELA | | INE | | | _ | | | | | SOR |] | |
|------------|--------------------------------|----------|-----|-----|------------|------------|----------|---------|-----|----------|-----|-----|----------|---------|--------------|------|----------|------|-----|-----------|----------|-----|---------|---------|----|--------------|-----------|---------|---------|----------------|------|---------|----------------|-----------|----------|-----|------------|----------|---------|
| MNE- | | P. | IAT | ٦ | | JTE | + - | AG T | ٦ | IMP | LIE | 4 | 114 | Ť | 710 | T | <u> </u> | - | T | Ĥ | AE | T | + | T | T | TIV | F (2 | 7 | RE(| | - 21 | PG.Y | - | _ | _ | | ODI | _ | E- |
| MONIC | OPERATION | OP | n | • | OP | n # | OP | n | | OP | n i | • (| OP | n | واه | P | , # | OF | 'n | | OP | n # | 0 | P | | OP | n | 0 | P | 1 # | OP | n | | | | | | MON | _ |
| ADC | A - M - C - A (3) | | 2 | | | 4 3 | | 3 | | | | | 61 | 6 | 2 | 71 | 5 2 | 75 | 4 | | 70 | | | | 3 | | \prod | | | 5 2 | | Π | - 11 | | | | ZC | | - |
| AND | A^M - A C - 7 0 -0 | 29 | 2 | 2 | | 4 3 6 3 | | 3 | | 0A | | | 21 | 9 | 4 | 37 | 5 2 | | 4 | | 3D | | | 9 4 | 13 | | П | 13 | 2 | 5 2 | | H | | | | | Z • | | |
| всс | BRANCH IF C=0 | | | | | | " | | ľ | | П | | - | | 1 | | | | 1 | | ٦ | T | | 1 | 1 | 90 | 2 | 2 | ı | 1 | | 11 | 1 | | | | | | |
| BCS | BRANCH IF C=1 | | ╀ | Н | _ | Н | + | Н | Н | | H | + | - | + | ╀ | + | + | _ | +- | Н | \dashv | + | + | + | ╀ | _ | 2 | - | + | ╁- | - | Н | ļ : | • | _ | | • • | BC | |
| BEO | BRANCH IF Z=1 A A M (5) | 89 | , | ١, | 20 | 4 3 | 24 | 3 | ارا | | П | 1 | | - | | 1 | | عد ا | ۷ | ارا | 30 | 4 | | ı | | FC | 2 | 2 | ١ | - | | Н | ľ | • , M. | | | z • | BE | |
| ВМІ | BRANCH IF N=1 | " | | ٦ | | | - | | | | Н | | | -1 | | | | ~ | Τ | $ \cdot $ | ٦ | T | Ί | ١ | ĺ | | 2 | | 1 | | | П | Γ. | • | | | • | BM | - 1 |
| BNE | BRANCH IF Z=0 | | П | Н | | | | П | Н | | Н | | ł | | | | | | | П | | 1 | 1 | 1 | l | | 2 | - 1 | 1 | | | | | ٠ | | | • • | BN | _ |
| BPL | BRANCH IF N=0 BRANCH ALWAYS | ┢ | ╁ | Н | _ | ╫ | ╁ | Н | Н | | Н | + | - | + | ╁ | ┿ | ╁ | ├- | ╁ | Н | | + | ╁ | + | ╁╴ | _ | 2 | _ | ╁ | + | ┼- | Н | ╬ | ÷ | _ | | • | BP BR | |
| BRK | BREAK | | | П | | | | | | 00 | 7 | ۱ | ĺ | - | | 1 | | | | il | 1 | İ | i | | | | Н | | İ | | 1 | li | 1. | • | 1 1 | 0 1 | • • | BR | |
| BVC | BRANCH IF V=0 | | | | | | | | | | | ı | | | | | | l | | H | ١ | 1 | 1 | l | | | 2 | | ١ | | | П | : | • | • | • • | • • | BV | |
| BVS | BRANCH IF V=1 | l | | | | | 1 | П | Н | 18 | 2 | , | | 1 | | 1 | | | | Н | - 1 | - | ı | | | 1 | 2 | 1 | 1 | | | Н | | : | | : : | • 0 | BV | |
| CLD | 0 - D | L | L | Ц | | Ш | L | Ц | Ц | D8 | | 1 | | \perp | | ╛ | L | _ | L | Ц | | ┙ | \perp | \perp | L | | Ц | \perp | \perp | L | | Ц | Ŀ | • | • 1 | 0 • | • • | CL | |
| CLI | 0 -1 | | | | | | | П | | | 2 | | | | | | | | | | - 1 | | | | | | | | 1 | | | | • | | | _ | • • | CL | |
| CLV | 0 - V A-M | Ca | ادا | ارا | CD | 4 3 | CS | 3 | | 88 | 2 | | C1 | 6 | , | , | 5 2 | DS | . 4 | 2 | DD | 4 3 | ا | 4 او | 3 | | П | | 2 | 5 2 | | 11 | | - | | | z | 1 | - 1 |
| CPX | X-M | ΕO | 2 | 2 | EC | 4 3 | E4 | 3 | 2 | | Н | | ٠, | 1 | 1 | | | - | | ľ | | | 1 | 1 | | 1 | Н | | - ` | | | П | - 1 | | | | z | | |
| CPY | Y-M | C0 | 2 | 2 | | 4 3 | | | | | Н | 4 | _ | 4 | \downarrow | 4 | ╀ | L. | 1 | Ц | | 4 | 1 | + | ╀- | <u> </u> | Н | + | + | ╀ | ┞- | Н | | _ | - | _ | <u> </u> | _ | |
| DEC | DECREMENT X-1 - X | | | | CE | 6 3 | C6 | 5 | | | 2 | | 1 | 1 | | ١ | | Pe | 6 | 2 | DE | 6 3 | ' | ļ | | | П | | ı | 1 | | | - 1 | | | | Z • | DE | |
| DEY | Y-1 - Y | | | | | | | | | | 2 | | | | | | | | | П | ١ | - | | 1 | | Į | П | | 1 | 1 | | П | | | | | z. | 1 | |
| EOR | A∀M -A | 49 | 2 | 2 | | 4 3 | | | | | | | 41 | 6 | 2 5 | 51 ! | 5 2 | | | | 5D | | | 9 4 | 3 | 1 | П | 5 | 2 5 | 5 2 | | | | | | | z • | 1 | 1 |
| INC | INCREMENT X + 1 - X | _ | Н | Н | EE | 6 3 | E6 | 5 | 2 | | 2 | - | - | + | ╀ | + | ╀ | FE | 6 | 2 | FE | 6 3 | 4- | + | ╀ | \vdash | H | +- | + | + | ┼ | H | - | | | | <u>z</u> . | IN | - |
| INX | X • 1 - X Y • 1 - Y | l | | | | | | П | | | 2 | | | 1 | | 1 | | | | | - [| 1 | | ł | 1 | | | | 1 | - | İ | | - 1 | | | | Z • | IN | |
| JMP | JUMP TO NEW LOC | | | | | 3 3 | | П | | | | | 7C | 6 | 3 | | | | | l | | | | | | | П | 6 | cļe | 5 3 | | | • | ٠ | • | • • | • • | JM | |
| JSR | JUMP SUB | ١., | إرا | إرا | | 6 3 | | | ارا | | | | | , ا | ١, | | | ١., | | إرا | BD | .], | . _ | ؞ٳ؞ | | | | | ١, | 5 2 | | 1 | : | • | • | • • | | JS! | |
| LDX | M - A M - X | A9 A2 | - | _ | AF | 4 3 | | _ | _ | | H | + | ~ | 4 | + | + | ۲ | 1 53 | 1 | - | 립 | 413 | _ | _ | 3 | - | Н | +° | 4 | 1 | B6 | 4 | - | _ | _ | _ | Z • | _ | _ |
| LDY | M - Y | | | | AC | 4 3 | A4 | | | | П | 1 | | - | | | | | | | вс | | 3 | 1 | | | П | | 1 | | | | -1 | • | • | • • | z. | LD | ٧ |
| LSA | 0- 7 0-C | | | | 4E | 6 3 | 46 | 5 | | | 2 | | | | | | | 56 | 6 | 2 | 5E | 6 3 | 1 | ı | l | ĺ | П | | 1 | | | П | 0 | • | • | • • | zc | | • |
| NOP ORA | NO OPERATION AVM - A | 09 | 2 | 2 | 0 D | 4 3 | 05 | 3 | | EA | 2 | | 01 | 6 | ١, | 11 | 5 2 | 15 | 4 | 2 | 10 | 4 3 | ١, | 9 4 | 3 | | | ١, | 2 5 | 5 2 | | Ш | N | | | | z. | NO OR | |
| PHA | A-Ms S-1-S | - | Ť | Ī | | | <u> </u> | Ĭ | Ī | 48 | 3 | _ | | Ť | + | 1 | Ť | | 1 | П | | Ť | T | T | Ť | | П | \top | | Ť | | П | 1. | • | • | • • | • • | PH | |
| PHP | P-Ms S-1-S | | | | | | | | П | 08 | 3 | | | | 1 | | | | 1 | П | - 1 | 1 | | | | | П | İ | | | | П | | • | | | • • | PH | |
| PHX | X-Ms S-1-S Y-Ms S-1-S | | | | | | | П | Н | DA 5A | 3 | | | | | | | 1 | | H | ļ | 1 | 1 | | | | | | ı | | | П | | : | | | • • | PH | |
| PLA | S-1-5 Ms-A | | | | | | | | | 68 | 4 | | | \perp | | | L | | L | Ц | | | L | ⊥ | L | L | Ц | \perp | | | L | Ш | h | • | • | • • | z • | 1 | |
| PLP | S-1-5 Ms-P | | | | | \prod | | | | | 4 | | | | | | | | | | | | | | | | П | | | | | \prod | | | | | Z | _ | |
| PLX PLY | S+1-S Ms-X S+1-S Ms-Y | | | Н | | | 1 | | | FA 7A | 4 | | | | | | | | | П | | | | 1 | | | П | | | | | | - 11 | | | | Z | | |
| ROL | - 7 0 -c- | L. | | Ц | 2E | 6 3 | 26 | 5 | 2 | 2A | 2 | | | | | | | | 6 | | 3E | 6 3 | | | | | Ц | | | | L | \prod | - 1 | | | | z | | |
| ROR | i-c- 17 0 - | | П | П | 6E | 6 3 | 66 | 5 | 2 | | 2 | | ٦ | T | T | T | T | 76 | 6 | 2 | 7E | 6 3 | | T | | | П | Γ | T | T | | П | | | | | zc | 1 - | - 1 |
| RTS | RTRN INT RTRN SUB | | | | | | | | | | 6 | | | | | | | | | | | | | | | | П | | - | | 1 | | 1 | | | | 20 | • | |
| SBC | A-M-Č~A (3) | E9 | 2 | 2 | ED | 4 3 | E5 | 3 | 2 | | | | E1 | 6 2 | 2 F | 1 | 2 | F5 | 4 | 2 | FD | 4 3 | F | 9 4 | 3 | | П | F | 2 5 | 5 2 | | | N | v | | | zc | | - 1 |
| SEC | 1 - C | L | Ш | Ц | | Щ | L | Ц | Ц | | 2 | Ш | _ | 4 | + | 4 | \perp | _ | 4 | Ц | _ | 1 | 1 | 4 | ╀ | $oxed{oxed}$ | \coprod | 1 | 1 | + | ↓_ | Ц | | | | | • 1 | SE | <u></u> |
| SED | 1 - D | | | П | | | | П | IJ | F8 | 2 1 | | | | | | | | | | | | | 1 | 1 | | | | | | | П | 1. | • | : | 1 : | • • | SE | |
| SEI STA | 1 - ! A - M | | П | | 8D | 4 3 | 85 | 3 | 2 | /6 | ' ' | 1 | 81 | 6 2 | و و | ,, | 2 | 95 | 4 | 2 | 9D | 5 3 | 9 | 9 5 | 3 | | | 9 | 2 5 | 5 2 | | | | | • | • | | SE | |
| STX | х - м | l | П | | 8E | 4 3 4 3 | 86 | 3 | 2 | | 1 | | | | | ľ | | | 1 | П | - | | ľ | | ľ | | | 1 | | Ī | | 4 | 2 . | • | • | | • • | ST | x |
| STY | Y - M | \vdash | Н | Н | 8C | 4 3 | 84 | 3 | 2 | | H | + | - | + | + | + | ╀ | | 4 | | 9E | + | + | + | ╀ | - | ₩ | + | + | + | - | ₩ | 4: | • | ÷ | • • | • • | ST | |
| STZ | 00 - M A - X | | П | П | 9C | 4 3 | 64 | 3 | | AA | 2 1 | Ĺ | | | | 1 | | 74 | 14 | | 9E | ٥١٦ | 1 | | ı | | | | | 1 | | | , | • | • | | z | ST | |
| TAY | A - Y | 1 | | | | | | | | A8 | 2 | | | | | | | | ĺ | | | | | | | | П | | | | 1 | | h | • | • | • • | z. | TA | Y |
| TRB | ĀΛM - M (6) | | | | 10 | 6 3 | 14 | 5 | 2 | | | | | | | | | | | | | | | | 1 | | П | | | | 1 | | 1: | • | • | • • | Z • | TR | |
| TSB | AVM - M (6) S - X | - | Н | Н | 0C | 6 3 | 04 | ٵ | | BΔ | 2 1 | + | \dashv | + | + | + | + | - | + | Н | \dashv | + | +- | + | + | - | ₩ | +- | + | + | ╁ | ₩ | ╁ | • | ÷ | - | Z • | TS. | |
| TXA | X - A | | | | | | | | | 88 | 2 1 | 1 | | | | - | | | | | | | | | | | П | | | ĺ | 1 | | 1 | ٠ ا | • | | ž. | TX | A |
| TXS | x -s | | П | П | | | | | | 9Α | 2 1 | 1 | | | | | | | | | | | | 1 | | | | | | | | | 1: | • | • | • • | • • | TX | |
| TYA | Y - A | | L | Ш | | | L | Ц | Ш | 98 | 2 1 | Ш | | \perp | 1 | _L | ١. | L., | Ι. | Ц | | Д. | _ | _ | 1_ | | ш | ┸ | _ | _ | L_ | Ш | | • | <u>•</u> | | <u>z</u> • | TY | ۱. |

Notes

- 1. Add 1 to "n" if page boundary is crossed, except STA and STZ
- 2 Add 1 to "n" if branch occurs to same page. Add 2 to "n" if branch occurs to different page.
- 3. Add 1 to "n" if decimal mode.
- 4. Accumulator address is included in Implied address
- 5 "N" and "V" flags are unchanged in immediate mode
- 6 "Z" flag indicates AAM result (same as BIT instruction)

- X Index X
- Y Index Y
- A Accumulator
- M Memory per effective address Ms Memory per stack pointer
- + Add - Subtract ∧ And
- n No. Cycles # No Bytes
- V Or
- ¥ Exclus:ve or

Enhanced Operational Characteristics

The CMD G65SCXXX family of microprocessors is a complete series of devices designed for building state-of-the-art microcomputer systems. Each member of the family is carefully designed to be hardware compatible, utilize the same basic software instruction set, and to be bus compatible with the MC6800 product line. Accordingly, the G65SCXX series is pin compatible with

existing NMOS 6500 type microprocessors.

However, as stated previously, the CMOS design allows several operational enhancements to be incorporated in the current product. These operational enhancementse are explained in Table V.

Table V. Microprocessor Operational Enhancements

| Function | NMOS 6500 Microprocessor | G65SCXXX Family Microprocessor | | | | | | | | | |
|---|--|---|---------------------------------|--|--|--|--|--|--|--|--|
| Indexed addressing across page boundary. | Extra read of invalid address. | Extra read of last instruction byte. | | | | | | | | | |
| Execution of invalid op codes. | Some terminate only by reset. Results are | All are NOPs (reserved for future use). | | | | | | | | | |
| | undefined. | Op Code E X2 X3, X7, XB, XF 44 54, D4, F4 5C DC, FC | Bytes Cycle 2 2 1 1 2 3 2 4 3 8 | | | | | | | | |
| Jump indirect, operand = XXFF. | Page address does not increment. | Page address increments, of | | | | | | | | | |
| Read/modify/write instructions at effective address. | One read and two write cycles. | wo read and one write cyc | .ie. | | | | | | | | |
| Decimal flag. | Indeterminate after reset. | Initialized to binary mode (I interrupts. | D=0) after reset a | | | | | | | | |
| Flags after decimal operation. | Invalid N, V and Z flags. | Valid flags. One additional of | cycle. | | | | | | | | |
| Interrupt after fetch of BRK instruction. | Interrupt vector is loaded; BRK vector is ignored. | BRK is executed, then inter | rupt is executed. | | | | | | | | |
| Reset | Reads three stack locations. | Writes program counter an to stack | d status register | | | | | | | | |
| Read/Modify/Write instructions absolute indexed in same page. | Seven cycles. | Six cycles. | | | | | | | | | |


Pin Function


| Pin | Description |
|----------|------------------------|
| A0-Axx | Address Bus |
| BE | Bus Enable |
| CLK (IN) | Clock Input |
| φ0(IN) | Phase 0 In |
| φ2(IN) | Phase 2 In |
| DBE | Data Bus Enable |
| D0-D7 | Data Bus |
| ĪRQ | Interrupt Request |
| ML | Memory Lock |
| NC | No Connection |
| NMI | Non-Maskable Interrupt |


| Pin | Description |
|-----------|------------------------------------|
| OSC (OUT) | Oscillator Output |
| φ1(OUT) | Phase 1 Out |
| φ2(OUT) | Phase 2 Out |
| φ4(OUT) | Phase 4 Out |
| RDY | Ready |
| RES | Reset |
| R/W | Read/Write |
| <u>so</u> | Set Overflow |
| SYNC | Synchronize |
| Voo | Positive Power Supply (+5.0 Volts) |
| Vss | Internal Logic Ground |


© 2000 California Micro Devices Corp. All rights reserved.


Pin Configuration

















©2000 California Micro Devices Corp. All rights reserved.

Pin Configuration, Continued





Ordering Information



Designators selected for speed and power specifications

-1 1MHz -3 3MHz -5 5MHz -2 2MHz -4 4MHz -6 6MHz