

256K x 18 Synchronous 3.3V Cache RAM

Features


- · Supports 117-MHz microprocessor cache systems with zero wait states
- 256K by 18 common I/O
- Fast clock-to-output times
 - 7.5 ns (117-MHz version)
- Two-bit wrap-around counter supporting either interleaved or linear burst sequence
- · Separate processor and controller address strobes provides direct interface with the processor and external cache controller
- · Synchronous self-timed write
- · Asynchronous output enable
- I/Os capable of 2.5-3.3V operation
- JEDEC-standard pinout
- 100-pin TQFP packaging
- · ZZ "sleep" mode

Functional Description

The CY7C1325 is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

The CY7C1325 allows both an interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the Cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip enable input and an asynchronous output enable input provide easy control for bank selection and output three-state control.



Selection Guide


	7C1325-117	7C1325-100	7C1325-80	7C1325-50
Maximum Access Time (ns)	7.5	8.0	8.5	11.0
Maximum Operating Current (mA)	350	325	300	250
Maximum Standby Current (mA)	10.0	10.0	10.0	10.0

Intel and Pentium are registered trademarks of Intel Corporation.



Pin Configurations

100-Lead TQFP





Pin Descriptions

Pin Number	Name	I/O	Description
85	ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, $A_{[17:0]}$ is <u>captured</u> in <u>the address registers</u> . $A_{[1:0]}$ are <u>also loaded</u> into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
84	ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK. When asserted LOW, $A_{[17:0]}$ is <u>captured in the address registers</u> . $A_{[1:0]}$ are also loaded into the <u>burst</u> counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized. \overline{ASDP} is ignored when \overline{CE}_1 is deasserted HIGH.
36, 37	A _[1:0]	Input- Synchronous	A_1 , A_0 address inputs, These inputs feed the on-chip burst counter as the LSBs as well as being used to access a particular memory location in the memory array.
50–44, 80–82, 99, 100, 32–35	A _[17:2]	Input- Synchronous	Address Inputs used in conjunction with $A_{[1:0]}$ to select one of the <u>25</u> 6K address locations. Sampled at the rising edge of the CLK, if \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active, and \overline{ADSP} or \overline{ADSC} is active LOW.
94, 93	BWS _[1:0]	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes. Sampled on the rising edge. $\overline{\text{BWS}}_0$ controls $\overline{\text{DQ}}_{[7:0]}$ and $\overline{\text{DP}}_0$, $\overline{\text{BWS}}_1$ controls $\overline{\text{DQ}}_{[15:8]}$ and $\overline{\text{DP}}_1$. See Write Cycle Descriptions table for further details.
83	ADV	Input- Synchronous	Advance input used to advance the on-chip address counter. When LOW the internal burst counter is advanced in a burst sequence. The burst sequence is selected using the MODE input.
87	BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
88	GW	Input- Synchronous	Global Write Input, active LOW. Sampled on the rising edge of CLK. This signal is used to conduct a global write, independent of the state of BWE and BWS _[1:0] . Global writes override byte writes.
89	CLK	Input-Clock	Clock input. Used to capture all synchronous inputs to the device.
98	CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device. \overline{CE}_1 gates \overline{ADSP} .
97	CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\overline{\text{CE}}}_3$ to select/deselect the device.
92	CE₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device.
86	<u>OE</u>	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins.
64	ZZ	Input- Asynchronous	Snooze Input. Active HIGH asynchronous. When HIGH, the device enters a low-power standby mode in which all other inputs are ignored, but the data in the memory array is maintained. Leaving ZZ floating or NC will default the device into an active state. ZZ has an internal pull down.
31	MODE	-	Mode Input. Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. When left floating or NC, defaults to interleaved burst order. Mode pin has an internal pull up.
23, 22, 19, 18, 13, 12, 9, 8, 73, 72, 69, 68, 63, 62, 59, 58	DQ _[15:0]	I/O- Synchronous	Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{[17:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\rm OE}$ in conjunction with the internal control logic. When $\overline{\rm OE}$ is asserted LOW, the pins behave as outputs. When HIGH, ${\rm DQ}_{[15:0]}$ and ${\rm DP}_{[1:0]}$ are placed in a three-state condition. The outputs are automatically three-stated when a WRITE cycle is detected.
74, 24	DP _[1:0]	I/O- Synchronous	Bidirectional Data Parity lines. These behave identical to $DQ_{[15:0]}$ described above. These signals can be used as parity bits for bytes 0 and 1 respectively.
15, 41, 65, 91	V_{DD}	Power Supply	Power supply inputs to the core of the device. Should be connected to 3.3V power supply.



Pin Descriptions (continued)

Pin Number	Name	I/O	Description
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	Ground	Ground for the device. Should be connected to ground of the system.
4, 11, 20, 27, 54, 61, 70, 77	V _{DDQ}	I/O Power Supply	Power supply for the I/O circuitry. Should be connected to a 2.5 or 3.3V power supply.
1-3, 6, 7, 14, 16, 25, 28-30, 51-53, 56, 57, 66, 75, 78, 79, 95-96	NC	-	No connects.
38, 39, 42, 43	DNU	-	Do not use pins. Should be left unconnected or tied LOW.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CDV}$) is 7.5 ns (117-MHz device).

The CY7C1325 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BWS_[1:0]) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output three-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , CE_2 , and \overline{CE}_3 are all asserted active, and (2) \overline{ADSP} or \overline{ADSC} is asserted LOW (if the access is initiated by \overline{ADSC} , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the \overline{OE} input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are all asserted active, and (2) $\overline{\text{ADSP}}$ is asserted LOW. The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the RAM core. The write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\text{BWS}_{[1:0]}$) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. $\begin{array}{c} \underline{\text{During}} \text{ byte writes, } \overline{\text{BWS}}_0 \text{ controls } \underline{\text{DQ}}_{[7:0]} \text{ and } \underline{\text{DP}}_0 \text{ while} \\ \underline{\text{BWS}}_1 \text{ controls } \underline{\text{DQ}}_{[15:8]} \text{ and } \underline{\text{DP}}_1. \text{ All I/Os are three-stated during} \\ \end{array}$ ing a byte write. Since these are common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to $\mathsf{DQ}_{[15:0]}$ and $\mathsf{DP}_{[1:0]}$. As a safety precaution, the data lines are three-stated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at $\underline{\operatorname{clock}}$ rise: (1) $\overline{\operatorname{CE}}_1$, CE_2 , and $\underline{\operatorname{CE}}_3$ are all asserted active, (2) $\overline{\operatorname{ADSC}}$ is asserted LOW, (3) $\underline{\operatorname{ADSP}}$ is deasserted HIGH, and (4) the write input signals (GW, $\underline{\operatorname{BWE}}$, and $\underline{\operatorname{BWS}}_{[1:0]}$) indicate a write access. $\underline{\operatorname{ADSC}}$ is ignored if $\underline{\operatorname{ADSP}}$ is active LOW.

The addresses presented are loaded into the address register, burst counter/control logic and delivered to the RAM core. The information presented to $\mathsf{DQ}_{[15:0]}$ and $\mathsf{DP}_{[1:0]}$ will be written into the specified address location. Byte writes are allowed, with BWS_0 controlling $\mathsf{DQ}_{[7:0]}$ and DP_0 while BWS_1 controlling $\mathsf{DQ}_{[15:8]}$ and DP_1 . All I/Os are three-stated when a write is detected, even a byte write. Since these are common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be three-stated prior to the presentation of data to $\mathsf{DQ}_{[15:0]}$ and $\mathsf{DP}_{[1:0]}$. As a safety precaution, the data lines are three-stated once a write cycle is detected, regardless of the state of $\mathsf{\overline{OE}}$.



Burst Sequences

This family of devices provide a 2-bit wrap-around burst counter inside the SRAM. The burst counter is fed by A_[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Table 1. Counter Implementation for the Intel® Pentium®/80486 Processor's Sequence

First Address			Fourth Address
A_{X+1}, A_X	A_{X+1}, A_X	A_{X+1}, A_{X}	A_{X+1}, A_{X}
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Table 2. Counter Implementation for a Linear Sequence

First Address	Second Address	Third Address	Fourth Address
A_{X+1}, A_X	A_{X+1}, A_{X}	A_{X+1}, A_{X}	A_{X+1}, A_{X}
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ HIGH places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$, $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW



Cycle Description Table^[1, 2, 3]

Cycle Description	ADD Used	CE ₁	CE ₃	CE ₂	ZZ	ADSP	ADSC	ADV	WE	OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Χ	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Х	L	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Н	Х	L	L	Х	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	Х	L	L	Н	L	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L-H	High-Z
SNOOZE MODE, Power-Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Χ	Χ	Χ	L	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

X=Don't Care," 1=Logic HIGH, 0=Logic LOW.

X=Don't Care," 1=Logic HIGH, 0=Logic LOW.

The SRA<u>M always initiates a read cycle when ADSP</u> asserted, regardless of the state of GW, BWE, or BWS_[1:0]. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state. OE is a "don't care" for the remainder of the write cycle.

OE is asynchronous and is not sampled with the clock rise. During a read cycle DQ = High-Z when OE is inactive, and DQ=data when OE is active.



Write Cycle Descriptions^[1,2,3,4]

Function	GW	BWE	BWS ₁	BWS ₀
Read	1	1	X	Х
Read	1	0	1	1
Write Byte 0 - DQ _[7:0] and DP ₀	1	0	1	0
Write Byte 1 - DQ _[15:8] and DP ₁	1	0	0	1
Write All Bytes	1	0	0	0
Write All Bytes	0	Х	X	Х

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		10	mA
t _{ZZS}	Device operation to ZZ	ZZ <u>></u> V _{DD} − 0.2V		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.....-55°C to +125°C Supply Voltage on V_{DD} Relative to GND-0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State $^{[5]}$-0.5V to V_{DD} + 0.5V

DC Input Voltage ^[5]	0.5V to V _{DD} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[6]	V _{DD}	V _{DDQ}
Com'l	0°C to +70°C	3.135V to 3.6V	2.375V to $V_{\mbox{\scriptsize DD}}$

- When a write cycle is detected, all I/Os are three-stated, even during byte writes.
 Minimum voltage equals –2.0V for pulse durations of less than 20 ns.
 T_A is the case temperature.



Electrical Characteristics Over the Operating Range

				7C1	325	
Parameter	Description	Test Conditi	ions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = -4.$	0 mA	2.4		V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = -2.$	0 mA	2.0		V
V_{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OL} = 8.0$	mA		0.4	V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OL} = 2.0$	mA		0.7	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 3.3V$		2.0	V _{DD} + 0.3V	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 2.5V$			V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[5]	$V_{DDQ} = 3.3V$		-0.3	0.8	V
V _{IL}	Input LOW Voltage ^[5]	V _{DDQ} = 2.5V			0.7	V
I _X	Input Load Current (except ZZ and MODE)	$GND \le V_I \le V_{DDQ}$		-1	1	μΑ
	Input Current of MODE	Input = V _{SS}		-30		μΑ
		Input = V _{DDQ}			5	μΑ
	Input Current of ZZ	Input = V _{SS}		- 5		μΑ
		Input = V_{DDQ}			30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{DD_1}$, Output Disabled		- 5	5	μΑ
Ios	Output Short Circuit Current ^[7]	V _{DD} = Max., V _{OUT} = GND			-300	mA
I _{DD}	V _{DD} Operating Supply Current	$V_{DD} = Max.$, lout = 0 mA,	8.5-ns cycle, 117 MHz		350	mA
		$f = f_{MAX} = 1/t_{CYC}$	10-ns cycle, 100 MHz		325	mA
			11-ns cycle, 90 MHz		300	mA
			20-ns cycle,50 MHz			mA
I _{SB1}	Automatic CE Power-Down	Max. V _{DD} , Device Deselected,	8.5-ns cycle, 117 MHz		125	mA
	Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$, inputs switching	10-ns cycle, 100 MHz		110	mA
			11-ns cycle, 90 MHz		100	mA
			20-ns cycle,50 MHz		90	mA
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	$\begin{array}{l} \text{Max. V}_{DD}, \text{Device Deselected,} \\ \text{V}_{IN} \! \geq \! \text{V}_{DD} - 0.3 \text{V or V}_{IN} \! \leq \! 0.3 \text{V,} \\ \text{f} = 0, \text{ inputs static} \end{array}$	V_{DD} , Device Deselected, All speeds $V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$,		10	mA
I _{SB3}	Automatic CE Power-Down	Max. V _{DD} , Device Deselected,	8.5-ns cycle, 117 MHz		95	mA
	Current—CMOS Inputs	$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$, $f = f_{MAX}$ inputs switching	10-ns cycle, 100 MHz		85	mA
		IVIAA,p ata armaring	11-ns cycle, 90 MHz		75	mA
			20-ns cycle,50 MHz		65	mA
I _{SB4}	Automatic CE Power-Down Current — TTL Inputs	$\begin{array}{l} \text{Max. V}_{DD}\text{, Device Deselected,} \\ \text{V}_{IN}\!\geq\!\text{V}_{DD}\!-\!0.3\text{V or V}_{IN}\!\leq\!0.3\text{V, f}\!=\!0, \\ \text{inputs static} \end{array}$	All speeds		30	mA


Capacitance^[8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	4	pF
C _{I/O}	I/O Capacitance	$V_{DD} = 5.0V$	4	pF

- 7. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.8. Tested initially and after any design or process changes that may affect these parameters



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[10]

		-117		-100		-90		-50		
Parameter	Description		Max.	Min.	Min. Max.		Max.	Min.	Max.	Unit
t _{CYC}	Clock Cycle Time	8.5		10		11		20		ns
t _{CH}	Clock HIGH			4.0		4.5		4.5		ns
t_{CL}	Clock LOW			4.0		4.5		4.5		ns
t _{AS}	Address Set-Up Before CLK Rise	2.0		2.0		2.0		2.0		ns
t _{AH}	Address Hold After CLK Rise			0.5		0.5		0.5		ns
t _{CDV}	Data Output Valid After CLK Rise		7.5		8.0		8.5		11.0	ns
t _{DOH}	Data Output Hold After CLK Rise			2.0		2.0		2.0		ns
t _{ADS}	ADSP, ADSC Set-Up Before CLK Rise			2.0		2.0		2.0		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise			0.5		0.5		0.5		ns
t _{WES}	BWS _[1:0] , GW, BWE Set-Up Before CLK Rise	2.0		2.0		2.0		2.0		ns
t _{WEH}	BWS _[1:0] , GW, BWE Hold After CLK Rise			0.5		0.5		0.5		ns
t _{ADVS}	ADV Set-Up Before CLK Rise			2.0		2.0		2.0		ns
t _{ADVH}	ADV Hold After CLK Rise			0.5		0.5		0.5		ns
t _{DS}	Data Input Set-Up Before CLK Rise	2.0		2.0		2.0		2.0		ns
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t _{CES}	Chip Enable Set-Up	2.0		2.0		2.0		2.0		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t _{CHZ}	Clock to High-Z ^[11, 12]		3.5		3.5		3.5		3.5	ns
t _{CLZ}	Clock to Low-Z ^[11, 12]	0		0		0		0		ns
t _{EOHZ}	OE HIGH to Output High-Z ^[11, 13]		3.5		3.5		3.5		3.5	ns
t _{EOLZ}	OE LOW to Output Low-Z ^[11, 13]	0		0		0		0		ns
t _{EOV}	OE LOW to Output Valid		3.5		3.5		3.5		3.5	ns

- R1=1667 Ω and R2=1538 Ω for I_{OH}/I_{OL}=–4/8 mA, R1=521 Ω and R2=481 Ω for I_{OH}/I_{OL}=–2/2 mA.
- Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a) and (b) of AC Test Loads. t_{CHZ}, t_{CLZ}, t_{EOHZ}, and t_{EOLZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state
- voltage.


 12. At any given voltage and temperature, t_{CHZ} (max) is less than t_{CLZ} (min).

 13. This parameter is sampled and not 100% tested.



Timing Diagrams

Write Cycle Timing [14, 15]




- 14. WE is the combination of BWE, BWS_[1:0], and GW to define a write cycle (see Write Cycle Descriptions table).

 15. WDx stands for Write Data to Address X.




Read Cycle Timing^[14, 16]



^{16.} RDx stands for Read Data from Address X.




Read/Write Cycle Timing



 $\overline{\text{WE}}$ is the combination of $\overline{\text{BWE}}$, $\overline{\text{BWS}}_{[1:0]}$, and $\overline{\text{GW}}$ to define a write cycle (see Write Cycle Descriptions table). $\overline{\text{CE}}$ is the combination of $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$. All chip selects need to be active in order to select the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in X, Qx stands for Data-out X.



Pipeline Timing




 $\overline{\text{CE}}$ is the combination of CE_2 and $\overline{\text{CE}}_3$. All chip selects need to be active in order to select the device. RAx stands for Read Address X, WAx stands for Write Address X, Dx stands for Data-in X, Qx stands for Data-out X.


= DON'T CARE = UNDEFINED



OE Switching Waveforms







Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device.
 I/Os are in three-state when exiting ZZ sleep mode.




Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
117	CY7C1325-117AC	A101	100-Lead Thin Quad Flat Pack	Commercial
100	CY7C1325-100AC	A101	100-Lead Thin Quad Flat Pack	
80	CY7C1325-80AC	A101	100-Lead Thin Quad Flat Pack	
50	CY7C1325-50AC	A101	100-Lead Thin Quad Flat Pack	

Package Diagram

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-A



Document Title: CY7C1325 256K x 18 Synchronous 3.3V Cache RAM Document Number: 38-05078					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	107338	09/15/01	SZV	Change from Spec number: 38-00652 to 38-05078	