## 10/9/8-bit 160MSPS\_D/A Converter

#### **Descriptions**

A series of D/A converters CX20201A/CX20202A convert binary data into an analog signal at rates higher than 160 MHz. The devices include input data registers and have a capability of driving 75 ohms load. Three versions with linearity specifications of 10, 9 or 8 bits are available for each model.

These D/A converter ICs can be used in signal processings which require high speed and high resolution D/A conversions such as high quality displays, high definition video systems, digital measurement instruments and radars

CX20201A-1/CX20202A-1	10-bit
CX20201A-2/CX20202A-2	9-bit
CX20201A-3/CX20202A-3	8-bit

#### **Features**

· High speed


160 MHz

· High accuracy

10 bit

(CX20201A-1/

CX20202A-1)



· Low glitch energy

15 pVsec

Low power consumption


420 mW

- Logic invert input
- 75-Ω direct drive capability
- · Analog multiplying function

#### Structure

Bipolar silicon monolithic IC.

## Block Diagram and Pin Configuration (Top View)



- 1 -

E 89667 E89667AOX-HP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Absolute Maximum Ratings (Ta = 25°C)

•	Supply voltage	VEE	. <b>–</b> 7	V
	Digital input voltage	Vı	+0.3 to VEE	V
•	Reference input voltage	VREF	+0.3 to VEE	
•	Analog output current	IOUT	20	mΑ
•	Operating temperature	Торе	-20  to  + 75	°C
•	Storage temperature	Tstg	-55 to $+150$	°C
٠	Allowable power dissipation	PD		
	CX20201A-1/-2		870	mW
	CX202024_1/_2	/_3		۱۸/

## **Recommended Operating Conditions**

The street of th	ting condition	110	
<ul> <li>Supply voltage</li> </ul>	AVEE, DVEE	-4.75 to $-5.45$	V
	AVEE-DVEE	-0.05 to +0.05	V
<ul> <li>Digital input voltage</li> </ul>	VIH	-1.0 to $-0.7$	V
_	VIL	-1.9 to -1.6	V
<ul> <li>Reference input</li> </ul>	VREF	VEE + 0.5 to	
voltage		VEE + 1.4	V
<ul> <li>Load resistance</li> </ul>	RL	above 75	Ω
<ul> <li>Output voltage</li> </ul>	Vo(FS)	0.8 to 1.2	V

## Pin Description

No.	Symbol	Equivalent circuit	Description
1 2 3 4 5 6 7 8 9	MSB D2 D3 D4 D5 D6 D7 D8 D9 LSB	DGND  DGND  DVEE	Input pin for digital data, MSB and LSB are corresponded to the most significant bit and least significant bit, respectively. Pins not used should be left open or connected to DVEE.
11 12	NC		Non-connection
13 14	CLK CLK	13 DYEE	Pins for clock inputs.
15	DVEE		Power supply pin for digital circuit.
16	INV	(B) DGND	Code invert input pin which inverts the relationship between the binary code of digital data and D/A output voltage level.
17	DGND		Grounding pin for digital circuit.
18	AGND 1		Grounding pin directly connected to the R-2R output resistor circuit network in the IC. Grounding for analog circuit system.
19	NC		Non-connection

No.	Symbol	Equivalent circuit	Description
20	OUT	S AGND 1 € Ro	D/A analog output.
21 22 23 24 25	NC		Non-connection
26	AVEE.		Power supply pin for analog circuit.
27	VREF	29 AGND 2 54K ≥ 5	Bias pin which controls D/A output range. The output scale is set by the potential difference between VREF and AVEE.
28	AGND3	26 AVEE	Grounding pin for analog circuit system other than the R-2R output resistor circuit network in the IC

Electrical Characteristics (1) Ta = 25°C, AVEE = DVEE = -5.2V, AGND = DGND = 0V, RL =  $\infty$ , VO(FS) = -1V

### CX20201A-1/CX20202A-1

ltem	Symbol	Min.	Тур.	Max.	Unit
Resolution	RES		10		bit
Differential linearity error	ELD	1/2		+1/2	LSB
Linearity error	ELI	-0.1		+0.1	% of FS
Settling time	ts		5.2		ns

### CX20201A-2/CX20202A-2

Item	Symbol	Min.	Тур.	Max.	Unit
Resolution	RES		9		bit
Differential linearity error	ELD	1/2		+1/2	LSB
Linearity error	£LI	-0.1		+0.1	% of FS
Settling time	ts		4.7		ns

### CX20201A-3/CX20202A-3

Item	Symbol	Min.	Тур.	Max.	Unit
Resolution	RES	• •	8	-	bit
Differential linearity error	ELD	1/2		+1/2	LSB
Linearity error	ELI	-0.2		+0.2	% of FS
Settling time	ts		4.3		ns

# Electrical Characteristics (2) Ta = 25°C, AVEE = DVEE = -5.2V, AGND = DGND = 0V, RL = $\infty$ , VO(FS) = -1V

lte-	em	Symbol	Measuring condition*1	Min.	Тур.	Max.	Unit
Power supply	CX20201A			-60	-75	90	<del> </del>
current	CX20202A	I <sub>EE</sub>		-65	-82	-100	∱ mA
Data input curre	ent	I <sub>tH(U)</sub>	$V_{1H} = -0.89V$	0.1	1.5	6.0	μΑ
(for upper 4 bits	s)	I <sub>IL(U)</sub>	$V_{1L} = -1.75V$	0.1	1.5	6.0	μА
Data input curre	ent	I <sub>IH(L)</sub>	$V_{IH} = -0.89V$	0.1	0.75	3.0	μA
(for lower 6 bits	)	l <sub>IL(L)</sub>	$V_{IL} = -1.75V$	0	0.75	3.0	μA
Clock input curr	ent	CLKH	$V_{1H} = -0.89V$	2	23	70	μА
Invert input curr	ent	IIVNII	$V_{IH} = -0.89V$	0.1	1.5	6.0	μА
Reference input	current	REF	$V_{REF} = -4.58V$	-3	-0.4	-0.1	μА
Output resistance	:e	Ro	lo = -1mA	52	65	78	Ω
Maximum conve	rsion rate	fc	$R_{L} = 75\Omega$	160			MSPS
Output voltage i deviation	ull-scale	V <sub>D(FS)</sub>	$V_{REF} = -4.58V$	0.90	1.00	1.10	V
Set-up time		t <sub>su</sub>		5.0	-		ns
Hold time		thd		1.0			ns

<sup>\*1</sup> See Figs. 3 to 5.

## **Data for Typical Application**

Ta = 25°C, AVEE = DVEE = $-5.2V$ , AGND =	DGND = OV, RL	$= \infty$ , Vo(FS) $= -1$ V
---	---------------	------------------------------

ltem .	Symbol	Measuring condition	Тур.	Unit
Output valtage age offeet	F70	$R_L \ge 10 k\Omega$	-7	mV
Output voltage zero offset	EZS	$R_L = 75\Omega$	-7	}
Output voltage full-scale	4	$R_L \ge 10 k\Omega$	-140	nam /*CV
temperature coefficient	T <sub>C(FS)</sub>	$R_L = 75\Omega$	-580	ppm/*CV
Output voltage zero offset temperature coefficient	T <sub>C(Z5)</sub>	$R_L \ge 10 k\Omega$	16	μV/°C
Glitch energy	GE	Digital ramp	15	pVsec
Rise time	t <sub>r</sub>		1.5	ns
Fall time	t <sub>f</sub>	$R_L = 75\Omega$	1.5	ns
Propagation delay	t <sub>d</sub>		3.8	ns
Band width for multiplying	BW <sub>MUL</sub>	$R_L = 75\Omega,$ $-3dB$	14	MHz

## Timing Chart




Fig. 1

## Input Coding Table


Input code	Output code (V)		
mpot cose	INV = 1	INV = 0	
00000	0	-1	
. •		,	
•	•		
•			
0111	i	ļ	
100 00	- 0.5	-0.5	
•			
•			
•			
111 **** 11	-1	1 0	

# Measuring Conditions for Current Consumption, Input Current and Output Resistance (See Fig. 2.)


Test item	Symbol	Switch condition													Test									
		<b>S</b> 1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	\$12	S13	S14	S15	S16	S17	S18	S19	S20	S21		poin
Current consumption	I <sub>EE</sub>	ъ	ь	ь	ь	Ъ	ь	ь	b	ь	b	ъ	ь	Ъ	b	b	a	ъ	b	Ъ	ь	Ъ		I 1
Data input current for upper 4 bits (H level)	I <sub>iH(U)</sub>	a	Ъ	b	Ъ					Ь	ъ	a	Ъ	b	ъ	ь	Ь	ь	ъ			ь	l	
		b	a	b	b	Ъ	Ъ	Ъ	ь															
		Ъ	Ь	a	þ	] "				D	b								b	b	b		]	12
		ъ	b	Ъ	a																<u> </u>			
Data input current for lower 4 bits (L level)	I <sub>IL(U)</sub>	a	b	Ъ	b		ь					b b	ь					ь	ь	b	ь	b		
		b	a	b		Ъ		ъ	ь					ь	ь	Ъ	ь							12
		Ъ	b a		b	-									"	"								**
		b	b	þ	a	ļ	<u>.                                    </u>							ļ	_	_	<u> </u>			<u>L</u> .				
Data input current for upper 6 bits (H level)	I <sub>IH(L)</sub>	ъ	Ъ			a	b	b	b	b	b	2 a	ь			o b	ь	ъ	b					
				Ъ	b	b	a	b	ь	b	Ъ			ъ	Ъ									
						b b	b b	a b	b	b b	b b									ь	b	ъ		12
						b	b	b	a b	a	Ъ													
						b	ь	ь	ь	b .	a							i						
Data input current for lower 6 bits (L level)	I <sub>IL(L)</sub>	ъ				a	ь	b	b	ъ	b b	ь		ъ	b	b	b	b			<u> </u>	b		12
			ь	b	ь	ь	a	ь	ь	ь	Ъ		b							Ъ	ъ			
						ь	ь	a	ь	ь	ь								Ъ					
						ь	b	ь	а	b	b												İ	
						Ъ	b	Ъ	ь	a	ъ													
						b	b	ь	ь	ь	а													
Clock input current (H level)	I <sub>CLKH</sub>	ь	ь	ь	ь	b	b	ь	b	þ	ь	ь	а	b	ь	а	Ъ	b	ь	ь	Ъ	ь		13
Clock-bar input current (H level)	ICLRH	ь	ь	b	Ъ	ь	ъ	ь	b	ь	ь	ь	ь	a	а .	ъ	ь	b	ъ	ъ	ъ	b		I 4
Invert input current (H level)	I <sub>INVH</sub>	ь	ь	ь	b	ь	b	b	b	b	ь	b	ъ	b	p 	ъ	ь	а	a	ъ	ь	b		I 5
Referecace input current	Irer	ò	ь	b	ь	b	b	b	ь	b	ь	b	ь	ъ	ь	ъ	b	b	b	ь	ъ	a		I 6
Output resistance	R <sub>0</sub>	b	b	ь	b	ь	ь	b	Ъ	ь	ь	ь	b	b	b	b	ъ	ь	ъ	а	а	b		V1

#### **Electrical Characteristics Test Circuit**

Test Circuit for Current Consumption, Input Current and Output Resistance



Test Circuit for Differential Linearity Error and Linearity Error




Adjust so that the full scale of DC voltage at Pin 20 becomes 1.023V, that is, to satisfy  $V_0 - V_{1023} = 1.023V$ . Linearity errors are measured as follows.

· .S1	S2	S3	********	S9	\$10	D/A out
0	0	0		0	0	$V_0$
0	0	0	*********	0	1	$V_1$
0	0	0		1	0	V <sub>2</sub>
1	1	1	•	1	1	V <sub>1023</sub>

Differential linearity error Linearity error

V <sub>0</sub>	
$V_1$	$v_{\scriptscriptstyle I} - v_{\scriptscriptstyle 0}$
V <sub>2</sub> .	$V_2 - V_1$
$V_4$	$V_4 - V_3$
Ve	$V_8 - V_7$
V <sub>16</sub>	$V_{16}-V_{15}$
V <sub>3 2</sub>	$V_{32} - V_{31}$
V <sub>6 4</sub>	$V_{64} - V_{63}$
V128	$V_{128} - V_{127}$
V1 9 2	$V_{1  9  2} - V_{1  9  1}$
V9 6 0	: V <sub>960</sub> - V <sub>959</sub>
V	

Errors at individual measurement points are calculated according to the following definition.  $(V1023 - V0)/1023 = V0(FS)/1023 \equiv 1 LSB$ .



-9-

Settling time is measured as follows. The relationship between V and VO(FS) as shown in the D/A output waveform in Fig. 5 is expressed as

$$V = VO(FS) (1 - e^{-t/\tau}).$$

The settling time for respective accuracy of 10, 9 and 8-bit is specified as

V = 0.9995 Vo(FS)

 $V = 0.999 \ Vo(FS)$ 

V = 0.998 Vo(FS)

which results in the following:

 $ts = 7.60\tau$ 

for 10-bit,

 $ts = 6.93\tau$ 

for 9-bit, and

 $ts = 6.24\tau$ 

for 8-bit

Rise time (tr) and fall time (tr) are defined as the time interval to slew from 10% to 90% of full scale voltage (VO(FS)):

$$V = 0.1 \text{ Vo(FS)}$$

$$V = 0.9 \text{ Vo(FS)}$$

and calculated as  $tr = tf = 2.20 \tau$ .

The settling time is obtained by combining these expressions:

$$ts = 3.45tr$$

for 10-bit,

ts = 3.15tr

for 9-bit, and

ts = 2.84tr for 8-bit





Fig. 5



#### Notes on Applications

## (1) Setting of full-scale output voltage

The full-scale output voltage (VO(FS)) is set by the pin 27 (VREF). VO(FS) varies in proportion to the voltage difference between pin 27 and pin 26 (AVEE) as shown in Fig. 9.

Vo(FS) can be set by simply dividing the supply voltage using resistors as shown in Fig. 8, but in this simple set up the voltage deviation of the supply voltage result in a deviation of Vo(FS). This influence can be avoided by using a stabilization circuit as shown in Fig. 7 to allow stable full-scale output.

Pin 27 (VREF) should be stabilized against high-frequency noise by sufficient by passing using a capacitor with low lead inductance such as ceramic chip capacitors. The stabilization capacitor should be inserted between pin 27 (VREF) and pin 26 (AVEE) as VO(FS) is direct proportion to the voltage across these two terminals.




Fig. 8

#### (2) Noise reduction

An external digital noise should be minimized because the system handles small analog voltage (1 LSB corresponds 1 mV of analog output voltage for 10 bit resolution). Refer to the following notes to minimize the system noise contamination.

- Ground plane and VEE plane on a printed circuit board should be made as wide as possible to reduce parasitic inductance and resistance.
- The patterns AGND and DGND should be separated on the printed circuit board. AVEE and DVEE should be separated too. The connections between analog system and digital system are to be made at the I/O ports of the printed circuit board.
- AVEE and DVEE should be bypassed to respective GND by using a tantalum capacitor of 1  $\mu$ F and a ceramic chip capacitor of 47 $\mu$ F positioned as close as to terminals of the IC.
- Pins not in sure are to be connected to the ground plane.

## (3) Load resistance and temperature coefficient


Temperature coefficient of the full-scale output voltage and zero offset voltage depend on the load resistance (value and type). Generally, the larger the load resistance the better the temperature coefficient value. Temperature characteristics at RL  $\geq$  10 k $\Omega$  and RL = 75  $\Omega$  are shown in Fig. 10.


## (4) Input data and internal latching circuit


CX20201A/CX20202A incorporates a latching circuit as shown in the block diagram. This latching circuit has a two-stage configuration (master-slave type) and fetches input data only at the rising edge of the clock; the output is not affected by the changes in input data at any other timings. This mechanism allows stable operation against any changes in input data at any timings, except for the set-up time immediately before and the hold time immediately after the clock change from L to H.


### (5) Driving input data and clock

CX20201A/CX20202A are designed to be operated at very high speed. It is, therefore, necessary to drive it with a high-speed ICs such as an ECL100K for full performance. Also the output port of the data and clock drivers should be terminated with 50- $\Omega$  systems. See Figs. 4 and 7.









Glitch Energy vs. Case Temperature


Fig. 11

Tc-Case Temperature (℃) Fig. 12

## Package Outline Unit: mm

CX20201A

28pin SOP(Plastic) 375mil 0.6g



CX20202A

28pin DIP(Plastic) 600mil 4.2g

