

DRAM MODULE

1 MEG, 2 MEG x 36

4, 8 MEGABYTE, 5V,
FAST PAGE MODE

FEATURES

- Common $\overline{\text{RAS}}$ control per side pinout in a 72-pin, single-in-line memory module (SIMM)
- High-performance CMOS silicon-gate process.
- Single 5V $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Low power, 54mW standby; 2,052mW active, typical (8MB)
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- FAST PAGE MODE (FPM) access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
- Packages
 - 72-pin SIMM
 - 72-pin SIMM (gold)

MARKING

-6
-7

M
G

KEY TIMING PARAMETERS

SPEED	t_{RC}	t_{RAC}	t_{PC}	t_{AA}	t_{CAC}	t_{RP}
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns

PART NUMBER EXAMPLES

VALID PART NUMBERS	DESCRIPTION
MT9D136G-xx	1 Meg x 36, Gold
MT9D136M-xx	1 Meg x 36, Tin/Lead
MT18D236G-xx	2 Meg x 36, Gold
MT18D236M-xx	2 Meg x 36, Tin/Lead

GENERAL DESCRIPTION


The MT9D136 and MT18D236 are randomly accessed 4MB and 8MB solid-state memories organized in a x36 configuration. The modules use 1 Meg x 4 Quad $\overline{\text{CAS}}$ DRAM(s) to replace the typical 1 Meg x 1 DRAMs used for parity.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates

PIN ASSIGNMENT (Front View)

72-Pin SIMM

(DD-9) 1 Meg x 36, (DD-10) 2 Meg x 36



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC/RAS*	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	NC/RAS*	51	DQ11	69	PRD3
16	A4	34	RAS0	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

*8MB version only

READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

NEW DRAM SIMM


REFRESH

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any

$\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ refresh cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.


NEW
DRAM SIMM

FUNCTIONAL BLOCK DIAGRAM MT9D136 (4MB)



U1-U4, U6-U9 = MT4C4001JDJ
U5 = MT4C4004JDJ

NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ parity DRAM, $\overline{\text{RAS0}}$ is common to all DRAMs.

FUNCTIONAL BLOCK DIAGRAM
MT18D236 (8MB)


U1-U4, U6-U13, U15-U18 = MT4C4001JDJ
 U5, U14 = MT4C4004JDJ

NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ parity DRAM, $\overline{\text{RAS0}}$ is common to Side 1 and $\overline{\text{RAS1}}$ is common to Side 2.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'R	'C	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z

JEDEC DEFINED PRESENCE-DETECT - MT9D136 (4MB)

SYMBOL	PIN #	-6	-7
PRD1	67	Vss	Vss
PRD2	68	Vss	Vss
PRD3	69	NC	Vss
PRD4	70	NC	NC

JEDEC DEFINED PRESENCE-DETECT - MT18D236 (8MB)

SYMBOL	PIN #	-6	-7
PRD1	67	NC	NC
PRD2	68	NC	NC
PRD3	69	NC	Vss
PRD4	70	NC	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-12	12	μA 26
	A0-A9, WE	I _{I2}	-36	36	μA 26
	RAS0, RAS1	I _{I3}	-18	18	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-20	20	μA 26
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	4MB 8MB	18 36	18 36	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = V _{CC} -0.2V)	I _{CC2}	4MB 8MB	9 18	9 18	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	4MB 8MB	990 1,008	900 918	mA	2, 23
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	4MB 8MB	720 738	630 648	mA	2, 23
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	4MB 8MB	990 1,008	900 918	mA	2
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: WE = V _{CC} -0.2; t _{RC} = t _{RC} [MIN])	I _{CC6}	4MB 8MB	990 1,008	900 918	mA	2, 19

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4MB	8MB		
Input Capacitance: A0-A9	C _{I1}	55	105	pF	17
Input Capacitance: WE	C _{I2}	70	140	pF	17
Input Capacitance: RAS0, RAS2	C _{I3}	70	70	pF	17
Input Capacitance: CAS0, CAS1, CAS2, CAS3	C _{I4}	25	50	pF	17
Input/Output Capacitance: DQ1-DQ36	C _{IO1}	10	16	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = +5V ±10%)

AC CHARACTERISTICS		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Access time from column-address	¹ AA		30		35	ns	
Column-address hold time (referenced to RAS)	¹ AR	45		50		ns	
Column-address setup time	¹ ASC	0		0		ns	
Row-address setup time	¹ ASR	0		0		ns	
Access time from CAS	¹ CAC		15		20	ns	9
Column-address hold time	¹ CAH	10		15		ns	
CAS pulse width	¹ CAS	15	10,000	20	10,000	ns	
CAS hold time (CBR REFRESH)	¹ CHR	10		10		ns	19
Last CAS going LOW to first CAS to return HIGH	¹ CLCH	10		10		ns	
CAS to output in Low-Z	¹ CLZ	0		0		ns	
CAS precharge time	¹ CP	10		10		ns	18
Access time from CAS precharge	¹ CPA		35		40	ns	
CAS to RAS precharge time	¹ CRP	10		10		ns	
CAS hold time	¹ CSH	60		70		ns	
CAS setup time (CBR REFRESH)	¹ CSR	10		10		ns	19
Write command to CAS lead time	¹ CWL	15		20		ns	
Data-in hold time	¹ DH	10		15		ns	15
Data-in hold time (referenced to RAS)	¹ DHR	45		55		ns	
Data-in setup time	¹ DS	0		0		ns	15
Output buffer turn-off delay	¹ OFF	3	15	3	20	ns	12, 25
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	35		40		ns	
Access time from RAS	¹ RAC		60		70	ns	8
RAS to column-address delay time	¹ RAD	15	30	15	35	ns	24
Row-address hold time	¹ RAH	10		10		ns	
Column-address to RAS lead time	¹ RAL	30		35		ns	
RAS pulse width	¹ RAS	60	10,000	70	10,000	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = +5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
RAS pulse width (FAST PAGE MODE)	t_{RASP}	60	100,000	70	100,000	ns	
Random READ or WRITE cycle time	t_{RC}	110		130		ns	
RAS to CAS delay time	t_{RCD}	20	45	20	50	ns	13
Read command hold time (referenced to CAS)	t_{RCH}	0		0		ns	14
Read command setup time	t_{RCS}	0		0		ns	
Refresh period (1,024 cycles)	t_{REF}		16		16	ms	
RAS precharge time	t_{RP}	40		50		ns	
RAS to CAS precharge time	t_{RPC}	0		0		ns	
Read command hold time (referenced to RAS)	t_{RRH}	0		0		ns	14
RAS hold time	t_{RSH}	15		20		ns	
Write command to RAS lead time	t_{RWL}	15		20		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		ns	
WE command setup time	t_{WCS}	0		0		ns	
Write command pulse width	t_{WP}	10		15		ns	
WE hold time (CBR REFRESH)	t_{WRH}	10		10		ns	
WE setup time (CBR REFRESH)	t_{WRP}	10		10		ns	

NEW
DRAM SIMM


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$ -ONLY or CBR with $\overline{WE}$ HIGH) before proper device operation is assured. The eight $\overline{RAS}$ cycle wake-ups should be repeated any time the $\overline{REF}$ refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is High-Z.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
15. These parameters are referenced to $\overline{CAS}$ leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, $V_{CC} = 5$ V, DC bias = 2.4V at 15mV RMS).
18. If $\overline{CAS}$ is LOW at the falling edge of $\overline{RAS}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{CAS}$ must be pulsed HIGH for t_{CP} .
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{OE}$ being grounded on U1-U9/U18.
22. Last falling $\overline{CASx}$ edge to first rising $\overline{CASx}$ edge.
23. I_{CC} is dependent on cycle rates.
24. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
25. The 3ns minimum is a parameter guaranteed by design.
26. 4MB module values will be half of those shown.


READ CYCLE




EARLY WRITE CYCLE




FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)

NEW DRAM SIMM

NOTE: 1. Do not drive data prior to tristate.

RAS-ONLY REFRESH CYCLE ($\overline{WE}$ = DON'T CARE)



CBR REFRESH CYCLE (Addresses = DON'T CARE)



HIDDEN REFRESH CYCLE²⁰ ($\overline{WE}$ = HIGH)

