Changes for the Better

MITSUBISHI 4-BIT SINGLE-CHIP MICROCOMPUTER 4500 SERIES



http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.



-Keep safety first in your circuit designs!-

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.

• Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION HISTORY

4502 GROUP USER'S MANUAL

Rev.	Date	Description	
		Page	Summary
1.0	10/09/02		First Edition
	10/00/02		

Preface

This user's manual describes the hardware and instructions of Mitsubishi's 4502 Group CMOS 4-bit microcomputer.

After reading this manual, the user should have a through knowledge of the functions and features of the 4502 Group and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

●CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

•CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

•CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

As for the Mask ROM confirmation form, the ROM programming confirmation form, and the Mark specification form which are to be submitted when ordering, refer to the "Mitsubishi MCU Technical Information" Hompage (http://www.infomicom.maec.co.jp/indexe.htm).

Table of contents

CHAPTER 1 HARDWARE

DESCRIPTION	
FEATURES	
APPLICATION	
PIN CONFIGURATION	
BLOCK DIAGRAM	
PERFORMANCE OVERVIEW	
PIN DESCRIPTION	1-5
MULTIFUNCTION	
PORT FUNCTION	
DEFINITION OF CLOCK AND CYCLE	
CONNECTIONS OF UNUSED PINS	
PORT BLOCK DIAGRAMS	
FUNCTION BLOCK OPERATIONS	
CPU	
PROGRAM MEMOY (ROM)	
DATA MEMORY (RAM)	
INTERRUPT FUNCTION	
EXTERNAL INTERRUPTS	
TIMERS	
WATCHDOG TIMER	
A-D CONVERTER	
RESET FUNCTION	
VOLTAGE DROP DETECTION CIRCUIT	
RAM BACK-UP MODE	
CLOCK CONTROL	
ROM ORDERING METHOD	
LIST OF PRECAUTIONS	
CONTROL REGISTERS	
INSTRUCTIONS	
SYMBOL	
INDEX LIST OF INSTRUCTION FUNCTION	
MACHINE INSTRUCTIONS (INDEX BY ALPHABET)	
MACHINE INSTRUCTIONS (INDEX BY TYPES)	
INSTRUCTION CODE TABLE	
BUILT-IN PROM VERSION	1-104

CHAPTER 2 APPLICATION

2.1 I/O pins	
2.1.1 I/O ports	2-2
2.1.2 Related registers	2-6
2.1.3 Port application examples	2-10
2.1.4 Notes on use	2-11
2.2 Interrupts	2-13
2.2.1 Interrupt functions	2-13
2.2.2 Related registers	
2.2.3 Interrupt application examples	2-17
2.2.4 Notes on use	2-21
2.3 Timers	2-22
2.3.1 Timer functions	2-22
2.3.2 Related registers	
2.3.3 Timer application examples	2-25
2.3.4 Notes on use	2-33
2.4 A-D converter	2-34
2.4.1 Related registers	2-35
2.4.2 A-D converter application examples	2-35
2.4.3 Notes on use	2-37
2.5 Reset	2-39
2.5.1 Reset circuit	2-39
2.5.2 Internal state at reset	2-40
2.5.3 Notes on use	2-41
2.6 Voltage drop detection circuit	2-42
2.7 RAM back-up	
2.7.1 RAM back-up mode	2-43
2.7.2 Related registers	2-45
2.7.3 Notes on use	2-49
2.8 Oscillation circuit	2-50
2.8.1 Oscillation circuit	2-50
2.8.2 Oscillation operation	2-52
2.8.3 Notes on use	2-53

CHAPTER 3 APPENDIX

3.1.1 Absolute maximum ratings3-23.1.2 Recommended operating conditions3-33.1.3 Electrical characteristics3-5
3.1.3 Electrical characteristics 3-5
3.1.4 A-D converter recommended operating conditions
3.1.5 Voltage drop detection circuit characteristics
3.1.6 Basic timing diagram
3.2 Typical characteristics
3.2.1 VDD-IDD characteristics
3.2.2 Frequency characteristics
3.2.3 Vol-Iol characteristics (VDD = 5 V)
3.2.4 Input threshold (VIH-VIL) characteristics (Ta = 25 °C)
3.2.5 VDD-RPU characteristics (Ports P0-P2, D2/C, D3/K, RESET)
3.2.6 Analog input current characteristics pins Vain-Iain
3.2.7 A-D converter operation current (VDD-AIDD) characteristics (Ta = 25 °C)
3.2.8 Voltage drop detection circuit characteristics
3.2.9 A-D converter typical characteristics
3.3 List of precautions
3.3.1 Program counter
3.3.2 Stack registers (SKs) and stack pointer (SP)
3.3.3 Notes on I/O port
3.3.4 Notes on interrupt
3.3.5 Notes on timer
3.3.6 Notes on A-D conversion
3.3.7 Notes on reset
3.3.8 Notes on RAM back-up3-34
3.3.9 Notes on oscillation control
3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version
MCU
3.4 Notes on noise
3.4.1 Shortest wiring length
3.4.2 Connection of bypass capacitor across Vss line and VDD line
3.4.3 wiring to analog input pins
3.4.4 Oscillator concerns
3.4.5 setup for I/O ports
3.4.6 providing of watchdog timer function by software
3.5 Package outline

List of figures

CHAPTER 1 HARDWARE

Pin configuration (top view) (4502 Group)	1-2
Block diagram (4502 Group)	1-3
Port block diagram (1)	
Port block diagram (2)	1-9
Port block diagram (3)	. 1-10
Port block diagram (4)	. 1-11
External interrupt circuit structure	. 1-12
Fig. 1 AMC instruction execution example	. 1-13
Fig. 2 RAR instruction execution example	
Fig. 3 Registers A, B and register E	. 1-13
Fig. 4 TABP p instruction execution example	. 1-13
Fig. 5 Stack registers (SKs) structure	
Fig. 6 Example of operation at subroutine call	. 1-14
Fig. 7 Program counter (PC) structure	. 1-15
Fig. 8 Data pointer (DP) structure	
Fig. 9 SD instruction execution example	. 1-15
Fig. 10 ROM map of M34502M4/M34502E4	
Fig. 11 Page 1 (addresses 008016 to 00FF16) structure	
Fig. 12 RAM map	. 1-17
Fig. 13 Program example of interrupt processing	
Fig. 14 Internal state when interrupt occurs	
Fig. 15 Interrupt system diagram	
Fig. 16 Interrupt sequence	
Fig. 17 External interrupt circuit structure	
Fig. 18 External 0 interrupt program example-1	
Fig. 19 External 0 interrupt program example-2	
Fig. 20 External 0 interrupt program example-3	
Fig. 21 Auto-reload function	
Fig. 22 Timers structure	
Fig. 23 Count timing diagram at CNTR input	
Fig. 24 Watchdog timer function	
Fig. 25 Program example to start/stop watchdog timer	
Fig. 26 Program example to enter the RAM back-up mode when using the watchdog timer	
Fig. 27 A-D conversion circuit structure	
Fig. 28 A-D conversion timing chart	
Fig. 29 Setting registers	
Fig. 30 Comparator operation timing chart	
Fig. 31 Definition of A-D conversion accuracy	
Fig. 32 Reset release timing Fig. 33 RESET pin input waveform and reset operation	
Fig. 34 Power-on reset circuit example	
Fig. 35 Internal state at reset	
Fig. 36 Voltage drop detection circuit	
Fig. 37 Voltage drop detection circuit operation waveform example	
Fig. 38 State transition	
Fig. 39 Set source and clear source of the P flag	
Fig. 40 Start condition identified example using the SNZP instruction	

List of figures

Fig. 41 Clock control circuit structure	1-46
Fig. 42 Switch to ceramic resonance/RC oscillation	1-47
Fig. 43 Handling of XIN and XOUT when operating ring oscillator	1-47
Fig. 44 Ceramic resonator external circuit	1-47
Fig. 45 External RC oscillation circuit	1-47
Fig. 46 External clock input circuit	1-48
Fig. 47 External 0 interrupt program example-1	1-49
Fig. 48 External 0 interrupt program example-2	1-50
Fig. 49 External 0 interrupt program example-3	1-50
Fig. 50 A-D conversion interrupt program example	1-51
Fig. 51 Analog input external circuit example-1	1-51
Fig. 52 Analog input external circuit example-2	1-51
Fig. 53 Flow of writing and test of the product shipped in blank	
Fig. 54 Pin configuration of built-in PROM version	1-105

CHAPTER 2 APPLICATION

Fig. 2.1.1 Key input by key scan	2-10
Fig. 2.1.2 Key scan input timing	2-10
Fig. 2.2.1 INT interrupt operation example	2-17
Fig. 2.2.2 INT interrupt setting example	2-18
Fig. 2.2.3 Timer 1 constant period interrupt setting example	2-19
Fig. 2.2.4 Timer 2 constant period interrupt setting example	
Fig. 2.3.1 Peripheral circuit example	2-25
Fig. 2.3.2 Watchdog timer function	
Fig. 2.3.3 Constant period measurement setting example	2-27
Fig. 2.3.4 CNTR output setting example	2-28
Fig. 2.3.5 CNTR input setting example	
Fig. 2.3.6 Timer start by external input setting example (1)	2-30
Fig. 2.3.7 Timer start by external input setting example (2)	2-31
Fig. 2.3.8 Watchdog timer setting example	2-32
Fig. 2.4.1 A-D converter structure	2-34
Fig. 2.4.2 A-D conversion mode setting example	
Fig. 2.4.3 Analog input external circuit example-1	2-37
Fig. 2.4.4 Analog input external circuit example-2	2-37
Fig. 2.4.5 A-D converter operating mode program example	2-37
Fig. 2.5.1 Power-on reset circuit example	2-39
Fig. 2.5.2 Oscillation stabilizing time after system is released from reset	2-39
Fig. 2.5.3 Internal state at reset	
Fig. 2.6.1 Voltage drop detection circuit	2-42
Fig. 2.6.2 Voltage drop detection circuit operation waveform example	
Fig. 2.7.1 Start condition identified example	2-44
Fig. 2.8.1 Switch to ceramic resonance/RC oscillation	2-50
Fig. 2.8.2 Handling of XIN and XOUT when operating ring oscillator	2-50
Fig. 2.8.3 Ceramic resonator external circuit	2-51
Fig. 2.8.4 External RC oscillation circuit	2-51
Fig. 2.8.5 Structure of clock control circuit	2-52

CHAPTER 3 APPENDIX

Fig.	3.2.1	A-D conversion characteristics data	3-25
Fig.	3.3.1	External 0 interrupt program example-1	3-29
Fig.	3.3.2	External 0 interrupt program example-2	3-30
Fig.	3.3.3	External 0 interrupt program example-3	3-30
Fig.	3.3.4	Analog input external circuit example-1	3-32
Fig.	3.3.5	Analog input external circuit example-2	3-32
Fig.	3.3.6	A-D converter operating mode program example	3-32
Fig.	3.4.1	Selection of packages	3-36
Fig.	3.4.2	Wiring for the RESET input pin	3-36
Fig.	3.4.3	Wiring for clock I/O pins	3-37
Fig.	3.4.4	Wiring for CNVss pin	3-37
Fig.	3.4.5	Wiring for the VPP pin of the built-in PROM version	3-38
Fig.	3.4.6	Bypass capacitor across the $V_{\mbox{\scriptsize SS}}$ line and the $V_{\mbox{\scriptsize DD}}$ line	3-38
Fig.	3.4.7	Analog signal line and a resistor and a capacitor	3-39
Fig.	3.4.8	Wiring for a large current signal line	3-39
Fig.	3.4.9	Wiring to a signal line where potential levels change frequently	3-40
Fig.	3.4.10	0 Vss pattern on the underside of an oscillator	3-40
Fig.	3.4.1	1 Watchdog timer by software	3-41

List of tables

CHAPTER 1 HARDWARE

Table Selection of system clock	1-6
Table 1 ROM size and pages	1-16
Table 2 RAM size	1-17
Table 3 Interrupt sources	1-18
Table 4 Interrupt request flag, interrupt enable bit and skip instruction	1-18
Table 5 Interrupt enable bit function	
Table 6 Interrupt control registers	1-20
Table 7 External interrupt activated conditions	
Table 8 External interrupt control register	1-23
Table 9 Function related timers	
Table 10 Timer control registers	1-27
Table 11 A-D converter characteristics	
Table 12 A-D control registers	1-33
Table 13 Change of successive comparison register AD during A-D conversion	1-34
Table 14 Port state at reset	1-38
Table 15 Functions and states retained at RAM back-up	1-41
Table 16 Return source and return condition	1-42
Table 17 Key-on wakeup control register	1-44
Table 18 Pull-up control register and interrupt control register	1-45
Table 19 Clock control register MR	1-48
Table 20 Product of built-in PROM version	. 1-104

CHAPTER 2 APPLICATION

2-7
2-7
2-12
2-14
2-16
2-23
2-24
2-24
2-33
2-38

List of tables

Table 2.7.1 Functions and states retained at RAM back-up mode	2-43
Table 2.7.2 Return source and return condition	2-44
Table 2.7.3 Start condition identification	2-44
Table 2.7.4 Key-on wakeup control register K0	2-45
Table 2.7.5 Pull-up control register PU0	2-45
Table 2.7.6 Key-on wakeup control register K1	2-46
Table 2.7.7 Pull-up control register PU1	2-46
Table 2.7.8 Key-on wakeup control register K2	2-47
Table 2.7.9 Pull-up control register PU2	2-47
Table 2.7.10 Interrupt control register I1	2-48
Table 2.8.1 Maximum value of oscillation frequency and supply voltage	2-51

CHAPTER 3 APPENDIX

Table 3	3.1.1	Absolute maximum ratings	3-2
Table 3	3.1.2	Recommended operating conditions 1	3-3
Table 3	3.1.3	Recommended operating conditions 2	3-4
Table 3	3.1.4	Electrical characteristics	3-5
Table 3	3.1.5	A-D converter recommended operating conditions	3-6
Table 3	3.1.6	A-D converter characteristcs	3-6
Table 3	3.1.7	Voltage drop detection circuit characteristics	3-7
Table 3	3.3.1	Connections of unused pins	3-28
Table 3	3.3.2	Recommended operating condition of pulse width input to CNTR pin	3-31
Table 3	3.3.3	Recommended operating conditions (when using A-D converter)	3-33

CHAPTER 1 HARDWARE

DESCRIPTION FEATURES APPLICATION PIN CONFIGURATION BLOCK DIAGRAM PERFORMANCE OVERVIEW PIN DESCRIPTION FUNCTION BLOCK OPERATIONS ROM ORDERING METHOD LIST OF PRECAUTIONS CONTROL REGISTERS INSTRUCTIONS BUILT-IN PROM VERSION

DESCRIPTION

The 4502 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A-D converter.

The various microcomputers in the 4502 Group include variations of the built-in memory size as shown in the table below.

FEATURES

- Minimum instruction execution time0.68 μs (at 4.4 MHz oscillation frequency, in high-speed mode)
- Supply voltage 2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)

Timers

Timer 1 8-bit timer with a reload register
Timer 2 8-bit timer with a reload register
Interrupt 4 sources
•Key-on wakeup function pins 12
Input/Output port
●A-D converter 10-bit successive comparison method
Watchdog timer
Clock generating circuit (ceramic resonator/RC oscillation)
●LED drive directly enabled (port D)
Power-on reset circuit
● Voltage drop detection circuit VRST: Typ. 3.5 V

(Ta = 25 °C)


APPLICATION

Electrical household appliance, consumer electronic products, office automation equipment, etc.

Product	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34502M2-XXXFP	2048 words	128 words	24P2Q-A	Mask ROM
M34502M4-XXXFP	4096 words	256 words	24P2Q-A	Mask ROM
M34502E4FP (Note)	4096 words	256 words	24P2Q-A	One Time PROM


Note: Shipped in blank.

PIN CONFIGURATION



HARDWARE

BLOCK DIAGRAM



PERFORMANCE OVERVIEW

Parameter		r	Function		
Number of bas	sic instruct	ions	113		
Minimum instr	uction exe	cution time	0.68 μ s (at 4.4 MHz oscillation frequency, in high-speed mode)		
Memory sizes	ROM	M34502M2	2048 words X 10 bits		
-		M34502M4/E4	4096 words X 10 bits		
	RAM	M34502M2	128 words X 4 bits		
		M34502M4/E4	256 words X 4 bits		
Input/Output ports	D0D5	I/O	Six independent I/O ports. Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both func- tions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.		
	P00-P03	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.		
	P10–P13	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.		
	P20, P21	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively.		
	P30, P31	I/O	2-bit I/O port; Ports P30 and P31 are also used as AIN2 and AIN3, respectively.		
	С	I/O	1-bit I/O; Port C is also used as port D2.		
	К	I/O	1-bit I/O; Port K is also used as port D3.		
	CNTR	Timer I/O	1-bit I/O; CNTR pin is also used as port P12.		
	INT	Interrupt input	1-bit input; INT pin is also used as port P13.		
	AIN0, AIN1 AIN2, AIN3	Analog input	Four independent I/O ports. AIN0–AIN3 is also used as ports P20, P21, P30, P31, respectively.		
Timers	Timer 1		8-bit programmable timer with a reload register.		
	Timer 2		8-bit programmable timer with a reload register and has a event counter.		
A-D converter			10-bit wide, This is equipped with an 8-bit comparator function.		
	Analog in	put	4 channel (AIN0 pin–AIN3 pin)		
Interrupt	Sources		4 (one for external, two for timer, one for A-D)		
	Nesting		1 level		
Subroutine ne	sting		8 levels		
Device structure			CMOS silicon gate		
Package			24-pin plastic molded SSOP (24P2Q-A)		
Operating temperature range		ange	-20 °C to 85 °C		
Supply voltage			2.7 to 5.5 V (System is in the reset state when the voltage is under the detection voltage of voltage drop detection circuit)		
Power dissipation	Active mo	de	1.7 mA (at VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)		
(typical value) RAM back-up mode		k-up mode	0.1 μ A (at room temperature, VDD = 5 V, output transistors in the cut-off state)		

PIN DESCRIPTION

Pin	Name	Input/Output	Function
Vdd	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer or the voltage drop detection circuit cause the system to be reset, the RESET pin outputs "L" level.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using
Xout	System clock output	Output	the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0D5	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10–P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20 and P21 are also used as AIN0 and AIN1, respectively.
P30, P31	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Ports P30 and P31 are also used as AIN2 and AIN3, respectively.
Port C	I/O port C	I/O	1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D2.
Port K	I/O port K	I/O	1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D3.
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12.
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13.
AIN0-AIN3	Analog input	Input	A-D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively. AIN2 and AIN3 are also used as ports P30 and P31, respectively.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D2	С	С	D2	P20	AINO	AINO	P20
D3	К	К	D3	P21	AIN1	AIN1	P21
P12	CNTR	CNTR	P12	P30	Ain2	AIN2	P30
P13	INT	INT	P13	P31	Аілз	Аімз	P31

Notes 1: Pins except above have just single function. 2: The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.

3: The input of P12 can be used even when CNTR (output) is selected.

4: The input/output of P20, P21, P30 and P31 can be used even when AIN0, AIN1, AIN2 and AIN3 are selected.

DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock (f(XIN)) by the external clock
- Clock (f(RING)) of the ring oscillator which is the internal oscillator.]

• System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

Table Selection of system clock

Regist	ter MR	System clock	Operation mode
MR3	MR2	(Note 1)	
0	0	f(XIN) or f(RING)	High-speed mode
0	1	f(XIN)/2 or f(RING)/2	Middle-speed mode
1	0	f(XIN)/4 or f(RING)/4	Low-speed mode
1	1	f(XIN)/8 or f(RING)/8	Default mode

Notes 1: The ring oscillator clock is f(RING), the clock by the ceramic resonator, RC oscillation or external clock is f(XIN).

2: The default mode is selected after system is released from reset and is returned from RAM back-up.

PORT FUNCTION

Input I/O Control Control Port Pin Output structure Remark Output instructions registers unit I/O SD. RD Port D D0, D1, D4, D5 1 N-channel open-drain SZD, CLD Built-in programmable pull-up D₂/C (6)PU2, K2 D3/K SCP, RCP functions SNZCP Key-on wakeup functions IAK, OKA (programmable) **OP0A** Port P0 P00-P03 I/O PU0, K0 N-channel open-drain 4 Built-in programmable pull-up (4)IAP0 functions Key-on wakeup functions (programmable) 1/0 OP1A PU1, K1 Built-in programmable pull-up Port P1 P10, P11 N-channel open-drain 4 functions P12/CNTR, (4)IAP1 W6, I1 P13/INT Key-on wakeup functions (programmable) I/O OP2A PU2. K2 Built-in programmable pull-up Port P2 P20/AIN0 N-channel open-drain 2 P21/AIN1 (2)IAP2 Q1 functions Key-on wakeup functions (programmable) I/O ОРЗА Q1 Port P3 P30/AIN2 2 N-channel open-drain **P31/AIN3** (2)IAP3

Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
Xin	Connect to Vss.	System operates by the ring oscillator. (Note 1)
Хоџт	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the ring oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
D4, D5	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D3/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P30/AIN2	Open. (Output latch is set to "1.")	
P31/AIN3	Open. (Output latch is set to "0.")	
	Connect to Vss.	

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the ring oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.


5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")

(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.


HARDWARE **PIN DESCRIPTION**

PORT BLOCK DIAGRAMS




Port block diagram (1)

HARDWARE PIN DESCRIPTION




HARDWARE


PIN DESCRIPTION



HARDWARE PIN DESCRIPTION



HARDWARE PIN DESCRIPTION



External interrupt circuit structure

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used

when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.

Program	counter (PC)			
Executing BM instruction	Executing F instruction			
	SK0	(SP) = 0		
	SK1	(SP) = 1		
;	SK2	(SP) = 2		
	SK3	(SP) = 3		
	SK4	(SP) = 4		
	SK5	(SP) = 5		
	SK6	(SP) = 6		
	SK7	(SP) = 7		
SK7 $(SP) = 7$ Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SK0. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SK0 is destroyed.				






Fig. 6 Example of operation at subroutine call

HARDWARE FUNCTION BLOCK OPERATIONS

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34502M4.

Table 1 ROM size and pages

Product	ROM (PROM) size (X 10 bits)	Pages
M34502M2	2048 words	16 (0 to 15)
M34502M4	4096 words	32 (0 to 31)
M34502E4	4096 words	32 (0 to 31)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP $\ensuremath{\mathsf{p}}$ instruction.




Fig. 10 ROM map of M34502M4/M34502E4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM Size	
Product	RAM size
M34502M2	128 words X 4 bits (512 bits)
M34502M4	256 words X 4 bits (1024 bits)
M34502E4	256 words X 4 bits (1024 bits)




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

• An interrupt activated condition is satisfied (request flag = "1")

• Interrupt enable bit is enabled ("1")

• Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

• an interrupt occurs, or

• the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

Table 5 III							
Priority level	Interrupt name	Activated condition	Interrupt address				
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1				
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1				
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1				
4	A-D interrupt	Completion of A-D conversion	Address C in page 1				

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Request flag	Skip instruction	Enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
A-D interrupt	ADF	SNZAD	V22

Table 5 Interrupt enable bit function

Interrupt enable bit Occurrence of interr		Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
- An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
- INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically
- in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)








Fig. 13 Program example of interrupt processing









(6) Interrupt control registers

Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The A-D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002	R/W
V13 T	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)		
		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2)		
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)		
V11	Not used	0	This bit has no function, but read/write is enabled.		
VII	Not used	1	This bit has no function, but read/write is chabled.		
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)		
V 10		1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)		

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W
V23 Not used		0	This bit has no function, but read/write is enabled.		
		1			
V22	A-D interrupt enable bit		Interrupt disabled (SNZAD instruction is valid)		
V 22		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)		
NO.	Not used	0	- This bit has no function, but read/write is enabled.		
V21		1			
V20 Not used	Netused	0 This bit l	This hit has no fun	his bit has no function, but read/write is enabled.	
		1			


Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).

HARDWARE FUNCTION BLOCK OPERATIONS



EXTERNAL INTERRUPTS

The 4502 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	INT	When the next waveform is input to INT pin	l11
		 Falling waveform ("H"→"L") 	l12
		 Rising waveform ("L"→"H") 	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
- External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- 3 Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ④ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- ⑤ Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External interrupt control registers

Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W
I13 INT pin input control bit (Note 2)		0	INT pin input disabled		
113		1	INT pin input enabled		
	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized wi	th the SNZI0
112		0	instruction)/"L" level		
		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0		
			instruction)/"H" level		
I1 1	INT pin edge detection circuit control bit	0	One-sided edge detected		
11.1		1	Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

(3) Notes on interrupts

① Note [1] on bit 3 of register I1
 When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 18⁽²⁾).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18).

:		
LA	4	; (XXX 02)
TV1A		; The SNZ0 instruction is valid
LA	8	; (1XXX2)
TI1A		; Control of INT pin input is changed
NOP		
SNZ0		; The SNZ0 instruction is executed (EXF0 flag cleared)
NOP		
:		
x :	these b	bits are not used here.

Fig. 18 External 0 interrupt program example-1

2 Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 1910).

:	
LA 0	; (00XX2)
TI1A	; Input of INT disabled ${\mathbb O}$
DI	
EPOF	
POF	; RAM back-up
:	
X : the	se bits are not used here.

Fig. 19 External 0 interrupt program example-2

3 Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed.
In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 20②).
Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).


:			
LA	4	; (XXX02)	
TV1A		; The SNZ0 instruction is valid ${f I}$	
LA	12		
TI1A		; Interrupt valid waveform is changed	
NOP			
SNZ0		; The SNZ0 instruction is executed	
		(EXF0 flag cleared)	
NOP		3	
:			
x :	X : these bits are not used here.		

Fig. 20 External 0 interrupt program example-3

TIMERS

- The 4502 Group has the following timers.
- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).



The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4502 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Table 9 Function related timers

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register. Each function is described below.

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	Frequency divider	 Instruction clock 	4, 16	Timer 1 and 2 count sources	W1
Timer 1	8-bit programmable	• Prescaler output (ORCLK)	1 to 256	Timer 2 count source	W1
	binary down counter			CNTR output	W2
	(link to INT input)			Timer 1 interrupt	W6
Timer 2	8-bit programmable	Timer 1 underflow	1 to 256	CNTR output	W2
	binary down counter	• Prescaler output (ORCLK)		Timer 2 interrupt	W6
		CNTR input			
		System clock			
16-bit timer	16-bit fixed dividing	Instruction clock	65536	Watchdog timer	
	frequency binary down			(The 16th bit is counted twice)	
	counter				

HARDWARE

FUNCTION BLOCK OPERATIONS




Fig. 22 Timers structure

HARDWARE FUNCTION BLOCK OPERATIONS

Table 10 Timer control registers

Timer control register W1		at	t reset : 00002	at RAM back-up : 00002	R/W
W13 Prescaler control bit		0	0 Stop (state initialized)		
VV 13		1	Operating		
W12	Prescaler dividing ratio selection bit	0	Instruction clock of	livided by 4	
VV 12		1	Instruction clock of	livided by 16	
W11	Timer 1 control bit	0	Stop (state retain	ed)	
VVII		1	Operating		
W10	Timer 1 count start synchronous circuit	0	0 Count start synchronous circuit not selected		
VV IU	control bit	1	1 Count start synchronous circuit selected		
	Timer control register W2	at	reset : 00002	at RAM back-up : state retained	R/W
W23 Timer 2 control bit		0	0 Stop (state retained)		
W23		1	Operating		
W22	M22 Timer 1 count auto-stop circuit selection		Count auto-stop of	circuit not selected	
VVZ2		· · · · · · · · · · · · · · · · · · ·			

W22 Timer 1 count auto-stop circuit selection		0		Count auto-stop circuit not selected	
VV22	bit (Note 2)		1	Count auto-stop circuit selected	
	W21		W20	Count source	
W21			0	Timer 1 underflow signal	
	Timer 2 count source selection bits	0	1	Prescaler output (ORCLK)	
W20		1	0	CNTR input	
		1	1	System clock	

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W
W63	W63 Not used		This bit has no function, but read/write is enabled.		
		1		This bit has no function, but read/while is enabled.	
W62	Not used	This bit has no function, but read/write is enabled.			
1102		1			
W61	W61 CNTR output selection bit		Timer 1 underflow signal divided by 2 output		
0001			Timer 2 underflow	signal divided by 2 output	
W60	P12/CNTR function selection bit	0	P12(I/O)/CNTR input (Note 3)		
VV00		1	P12 (input)/CNTR input/output (Note 3)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.

3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock. Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

① set data in timer 1, and

2 set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

① set data in timer 2,

② select the count source with the bits 0 and 1 of register W2, and③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H" \rightarrow "L" or "L" \rightarrow "H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

• I11 = "0": Synchronized with one-sided edge (falling or rising)

• I11 = "1": Synchronized with both edges (both falling and rising)

When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;

• I12 = "0": Falling waveform

• I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6. The CNTR output signal can be selected by bit 1 of register W6. When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

• Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

Count source

Stop timer 1 or 2 counting to change its count source.

- · Reading the count value Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
- · Writing to the timer
- Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.
- · Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overrightarrow{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

However, in order to set the WEF flag to "1" again once it has cleared to "0", execute system reset.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



① After system is released from reset (= after program is started), timer WDT starts count down.

2 When timer WDT underflow occurs, WDF1 flag is set to "1."

③ When the WRST instruction is executed, WDF1 flag is cleared to "0," the next instruction is skipped.

④ When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.

(b) The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig. 24 Watchdog timer function


When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 25).

The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 26)

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

¥ WRST	; WDF1 flag cleared
:	
DWDT WRST	; Watchdog timer function enabled/disabled ; WEF and WDF1 flags cleared



WRST NOP	; WDF1 flag cleared
DI	; Interrupt disabled ; POF instruction enabled
POF ↓	,
Oscillation	stop (RAM back-up mode)

Fig. 26 Program example to enter the RAM back-up mode when using the watchdog timer

A-D CONVERTER

The 4502 Group has a built-in A-D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A-D converter. This A-D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A-D converter characteristics

Table IT A-D COlliver			
Parameter	Characteristics		
Conversion format	Successive comparison method		
Resolution	10 bits		
Relative accuracy	Linearity error: ±2LSB		
	Non-linearity error: ±0.9LSB		
Conversion speed	46.5 μ s (High-speed mode at 4.0 MHz oscillation frequency)		
Analog input pin	4		




Fig. 27 A-D conversion circuit structure

Table 12 A-D control registers

	A-D control register Q1		at reset : 00002		at RAM back-up : state retained R/W
Q13	Q13 A-D operation mode selection bit)	A-D conversion mo	de
QIS		1		Comparator mode	
Q12	Q12 Not used)		
QTZ		1 I his bit has no fun		This bit has no fund	tion, but read/write is enabled.
			Q10		Selected pins
Q11	Analog input his coloction hits	0	0	Aino	
	Analog input pin selection bits	0	1	Ain1	
Q10		1	0	AIN2	
			1	Аімз	

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A-D conversion mode

The A-D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A-D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A-D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage VDD by the following formula:

Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(3) A-D conversion completion flag (ADF)

A-D conversion completion flag (ADF) is set to "1" when A-D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A-D conversion start instruction (ADST)

A-D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A-D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A-D conversion is started with the A-D conversion start instruction (ADST). The internal operation during A-D conversion is as follows:

- 0 When the A-D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is Vref < VIN, the topmost bit of the register AD remains set to "1." When the comparison result is Vref > VIN, it is cleared to "0."

The 4502 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A-D conversion stops after 62 machine cycles (46.5 μ s when f(XIN) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A-D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A-D conversion completes (Figure 28).

Change of successive comparison register AD Comparison voltage (Vref) value
1 0 0 0 0 0 <u>VDD</u> 2
*1 1 0 0 0 VDD ± VDD 2 ± 4
$*1$ $*2$ 1 \cdots 0 0 \overline{VDD} \pm \overline{VDD} 2 \pm $\overline{4}$ \pm $\overline{8}$
A-D conversion result
*1 *2 *3 *8 *9 *A 2 ± ± 1024
-

Table 13 Change of successive comparison register AD during A-D conversion

*1: 1st comparison result

*3: 3rd comparison result *9: 9th comparison result *8: 8th comparison result *A: 10th comparison result

(7) A-D conversion timing chart

Figure 28 shows the A-D conversion timing chart.






Fig. 28 A-D conversion timing chart

(8) How to use A-D conversion

How to use A-D conversion is explained using as example in which the analog input from P21/AIN1 pin is A-D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A-D interrupt is not used in this example.

- ① Select the AIN1 pin function and A-D conversion mode with the register Q1 (refer to Figure 29).
- 2 Execute the ADST instruction and start A-D conversion.
- ③ Examine the state of ADF flag with the SNZAD instruction to determine the end of A-D conversion.
- ④ Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- (5) Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- [®] Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- \bigcirc Transfer the contents of register A to M (Z, X, Y) = (0, 0, 1).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).





(9) Operation at comparator mode

The A-D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A-D conversion mode to comparator mode, the result of A-D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A-D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage Vref

 $V_{ref} = \frac{V_{DD}}{256} \times n$

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A-D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μ s at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A-D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

• Selection of analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2, P31/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A-D conversion 2

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.

When the operating mode of A-D converter is changed from the comparator mode to A-D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode with the bit 3 of register Q1.
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 30 Comparator operation timing chart

(15) Definition of A-D converter accuracy

The A-D conversion accuracy is defined below (refer to Figure 31).

- · Relative accuracy
 - ① Zero transition voltage (VoT)

This means an analog input voltage when the actual A-D conversion output data changes from "0" to "1."

2 Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A-D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

④ Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A-D conversion characteristics.

- Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)
- 1LSB at relative accuracy $\rightarrow \frac{VFST-V0T}{1022}$ (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 31 Definition of A-D conversion accuracy

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.






Fig. 32 Reset release timing





(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising

time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 34 Power-on reset circuit example

Table 14 Port state at reset

Name	Function	State
D0, D1, D4, D5	D0, D1, D4, D5	High-impedance (Note 1)
D2/C, D3/K	D2, D3	High-impedance (Notes 1, 2)
P00, P01, P02, P03	P00-P03	High-impedance (Notes 1, 2)
P10, P11, P12/CNTR, P13/INT	P10-P13	High-impedance (Notes 1, 2)
P20/AIN0, P21/AIN1	P20, P21	High-impedance (Notes 1, 2)
P30/AIN2, P31/AIN3	P30, P31	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 35 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 35 are undefined, so set the initial value to them.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	
Power down flag (P)	
External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	
Interrupt control register V2	
Interrupt control register I1	
Timer 1 interrupt request flag (T1F)	0
Timer 2 interrupt request flag (T2F)	0
• Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	1
Timer control register W1	
Timer control register W2	0000 (Timer 2 stopped)
Timer control register W6	
Clock control register MR	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Pull-up control register PU2	
A-D conversion completion flag (ADF)	0
A-D control register Q1	
Carry flag (CY)	0
Register A	
Register B	0000
Register D	XXX
Register E	X X X X X X X X X
Register X	
Register Y	0000
Register Z	X X
Stack pointer (SP)	
Oscillation clock	Ring oscillator (operating)
Ceramic resonator circuit	Operating
RC oscillation circuit	Stop
	"X" represents undefined.

Fig. 35 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.




Fig. 36 Voltage drop detection circuit




Fig. 37 Voltage drop detection circuit operation waveform example

RAM BACK-UP MODE

The 4502 Group has the RAM back-up mode.

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF or POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF or POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

In the RAM back-up mode by the POF instruction, system enters the RAM back-up mode and the voltage drop detection cicuit keeps operating.

In the RAM back-up mode by the POF2 instruction, all internal periperal functions stop.

Table 15 shows the function and states retained at RAM back-up. Figure 38 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF or POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit is detected by the voltage drop In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

Function	RAM b	ack-up		
	POF	POF2		
Program counter (PC), registers A, B,	x	x		
carry flag (CY), stack pointer (SP) (Note 2)	^	^		
Contents of RAM	0	0		
Port level	0	0		
Selected oscillation circuit	0	0		
Timer control register W1	×	X		
Timer control registers W2, W6	0	0		
Clock control register MR	X	х		
Interrupt control registers V1, V2	X	X		
Interrupt control register I1	0	0		
Timer 1 function	X	х		
Timer 2 function	(Note 3)	(Note 3)		
A-D conversion function	X	X		
Voltage drop detection circuit	O (Note 5)	X		
A-D control register Q1	0	0		
Pull-up control registers PU0 to PU2	0	0		
Key-on wakeup control registers K0 to K2	0	0		
External 0 interrupt request flag (EXF0)	X	Х		
Timer 1 interrupt request flag (T1F)	X	х		
Timer 2 interrupt request flag (T2F)	(Note 3)	(Note 3)		
Watchdog timer flags (WDF1)	X (Note 4)	X (Note 4)		
Watchdog timer enable flag (WEF)	х	х		
16-bit timer (WDT)	X (Note 4)	X (Note 4)		
A-D conversion completion flag (ADF)	×	X		
Interrupt enable flag (INTE)	X	X		

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.

3: The state of the timer is undefined.

- 4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF or POF2 instruction.
- 5: This function is operating in the RAM back-up mode. When the voltage drop is detected, system reset occurs.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

(5) Control registers

- Key-on wakeup control register K0 Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1 Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2 Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Pull-up control register PU0
- Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.
- Pull-up control register PU1 Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.
- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/ K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.

• Interrupt control register I1

Register 11 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.


Table 16 Return source and return condition

F	Return source	Return condition	Remarks
signal	Port P0 Port P1 (Note) Port P2	Return by an external "L" level in- put.	The key-on wakeup function can be selected by one port unit. Set the port using the key-on wakeup function to "H" level before going into the RAM back-up state.
dne	Ports D2/C, D3/K		
External wakeup	Port P13/INT (Note)	Return by an external "H" level or "L" level input. The return level can be selected with the bit 2 (I12) of register I1. When the return level is input, the EXF0 flag is not set.	Select the return level ("L" level or "H" level) with the bit 2 of register 11 ac- cording to the external state before going into the RAM back-up state.

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level).

It is "1", the key-on wakeup of port P13 is valid ("L" level).

HARDWARE FUNCTION BLOCK OPERATIONS






Fig. 39 Set source and clear source of the P flag




Fig. 40 Start condition identified example using the SNZP instruction

HARDWARE FUNCTION BLOCK OPERATIONS

Table 17 Key-on wakeup control register

	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup use	ed	
K02	Port P02 key-on wakeup	0	0 Key-on wakeup not used		
K02	control bit	1 Key-on wakeup used			
KOr	Port P01 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1	Key-on wakeup used		
KOo	Port P00 key-on wakeup	0 Key-on wakeup not u		used	
K00	control bit	1	Key-on wakeup use	ed	

Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	o not used/INT pin key-on wakeup used	
K13	control bit	1 P13 key-on wakeup		p used/INT pin key-on wakeup not used	
K12	Port P12/CNTR key-on wakeup	0 Key-on wakeup not used			
K 12	control bit	1	1 Key-on wakeup used		
K11	Port P11 key-on wakeup	0	0 Key-on wakeup not used		
N 11	control bit	1	1 Key-on wakeup used		
K10	Port P10 key-on wakeup	0 Key-on wakeup not used		used	
K10	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W
K23	Port D3/K key-on wakeup	0 Key-on wakeup not		used	
K23	control bit	1 Key-on wakeup used		ed	
K22	Port D2/C key-on wakeup	0 Key-on wakeup not used			
N22	control bit	1 Key-on wakeup use		ed	
K21	Port P21/AIN1 key-on wakeup	0 Key-on wakeup not used			
K 21	control bit	1 Key-on wakeup used			
K20	Port P20/AIN0 key-on wakeup	0 Key-on wakeup not used		used	
K20	control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

Table 18 Pull-up control register and interrupt control register

	Pull-up control register PU0	at	reset : 00002	at RAM back-up : state retained	W	
DU IO-	Port P03 pull-up transistor	0	Pull-up transistor C) FF		
PU03	control bit	1	Pull-up transistor C	N		
BLIG	Port P02 pull-up transistor	0	0 Pull-up transistor OFF			
PU02	control bit	1	Pull-up transistor ON			
BLIG	Port P01 pull-up transistor	0	0 Pull-up transistor OFF			
PU01	control bit	1	Pull-up transistor ON			
BLIG	Port P00 pull-up transistor	0				
PU00	control bit	1	1 Pull-up transistor ON			

	Pull-up control register PU1	at	reset : 00002	at RAM back-up : state retained	W
DUIA	Port P13/INT pull-up transistor	0	Pull-up transistor O	FF	
PU13	control bit	1 Pull-up transistor ON			
DUA	Port P12/CNTR pull-up transistor	0 Pull-up transistor OFF			
PU12	control bit	1 Pull-up transistor ON			
	Port P11 pull-up transistor	0 Pull-up transistor OFF			
PU11	control bit	1	1 Pull-up transistor ON		
DUIA	Port P10 pull-up transistor	0 Pull-up transistor OFF			
PU10	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU2	at reset : 00002		at RAM back-up : state retained	W
PU23	Port D3/K pull-up transistor	0	Pull-up transistor O	FF	
P023	control bit	1 Pull-up transistor O		Ν	
DUDa	Port D2/C pull-up transistor	0 Pull-up transistor OFF			
PU22	control bit	1 Pull-up transistor ON			
PU21	Port P21/AIN1 pull-up transistor	0	Pull-up transistor O	FF	
P021	control bit	1 Pull-up transistor ON			
DUDo	Port P20/AIN0 pull-up transistor	0 Pull-up transistor OFF		FF	
PU20	control bit	1	Pull-up transistor O	Ν	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W	
13	113 INT pin input control bit (Note 2)		INT pin input disab	INT pin input disabled		
113		1	INT pin input enab	led		
	Interrupt valid waveform for INT pin/	0	Falling waveform ("L" level of INT pin is recognized with	th the SNZI0	
12		Ŭ	instruction)/"L" level			
112	return level selection bit (Note 2)	1	Rising waveform (*	"H" level of INT pin is recognized wit	th the SNZI0	
		1	instruction)/"H" lev	el		
111	INT pin edge detection circuit control bit	0	One-sided edge de	etected		
	In pin edge detection circuit control bit		Both edges detected			
110	INT pin	0	Disabled			
110	timer 1 control enable bit	1	Enabled			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

When the contents of 1/2 and 1/3 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

CLOCK CONTROL

- The clock control circuit consists of the following circuits.
- Ring oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 41 shows the structure of the clock control circuit.

The 4502 Group operates by the ring oscillator clock (f(RING)) which is the internal oscillator after system is released from reset. Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4502 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 41 Clock control circuit structure

(1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the ring oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the ring oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the ring oscillator.

(2) Ring oscillator operation

When the MCU operates by the ring oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 43).

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 44).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 45).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 42 Switch to ceramic resonance/RC oscillation





Fig. 43 Handling of XIN and XOUT when operating ring oscillator








Fig. 45 External RC oscillation circuit

(5) External clock

When the external signal clock is used as the source oscillation (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 46).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 46 External clock input circuit

Table 19 Clock control register MR

Clock control register MR		at reset : 11002		reset : 11002	at RAM back-up : 11002	R/W	
	MR3 System clock selection bits MR2	MR3	MR2	System clock			
MR3		0	0	f(XIN) (high-speed r	node)		
		0	1	f(XIN)/2 (middle-speed mode)			
MR ₂		1	0	f(XIN)/4 (low-speed mode)			
		1	1	f(XIN)/8 (default mo	de)		
MR1	Not used	0					
IVIT:1	Not used	1		This bit has no function, but read/write is enabled.			
MRo	Netwood	0					
IVIRU	Not used	1	1	This bit has no function, but read/write is enabled.			

Note : "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (three sets containing the identical data)

(3) Mark Specification Form 1

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 $\mu\text{F})$ between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and

• use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/VPP pin as close as possible).

②Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

③Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

④ Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

5 Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

6 Timer count source

Stop timer 1 or 2 counting to change its count source.

⑦ Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

[®]Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

10 Multifunction

- The input/output of D₂, D₃, P₁₂ and P₁₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20, P21, P30 and P31 can be used even when AIN0, AIN1, AIN2 and AIN3 are selected.

¹² Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

¹³POF and POF2 instructions

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state. Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF or POF2 instruction continuously.

^(I)P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 47⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 47⁽²⁾). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 47⁽³⁾).

:	
LA	4 ; (XXX 02)
TV1A	; The SNZ0 instruction is valid
LA	8 ; (1XXX2)
TI1A	; Control of INT pin input is changed
NOP	2
SNZ0	; The SNZ0 instruction is executed
	(EXF0 flag cleared)
NOP	3
:	X : these bits are not used here.
Fig. 47 Extern	nal 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 48⁽¹⁾).




Fig. 48 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

- When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49⁽¹⁾) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 49⁽²⁾). Also, set the NOP instruction for the case when a skip is per-

formed with the SNZ0 instruction (refer to Figure 493).

:		
LA	4	; (XXX02)
TV1A		; The SNZ0 instruction is valid
LA	12	
TI1A		; Interrupt valid waveform is changed
NOP		
SNZ0		; The SNZ0 instruction is executed
		(EXF0 flag cleared)
NOP		
X :	these b	bits are not used here.

Fig. 49 External 0 interrupt program example-3

⁽⁵⁾Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

©Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in addres 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the ring oscillator stop.

Ring oscillator

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the ring oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the ring oscillator clock.

®External clock

When the external signal clock is used as the source oscillation (f(X|N)), note that the RAM back-up mode (POF and POF2 instructions) cannot be used.

INotes for the use of A-D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

Selection of analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2, P31/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

Notes for the use of A-D conversion 2

Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with the bit 3 of register Q1 while the A-D converter is operating.

When the operating mode of A-D converter is changed from the comparator mode to A-D conversion mode with the bit 3 of register Q1, note the following;

- Clear the bit 2 of register V2 to "0" (refer to Figure 50⁽¹⁾) to change the operating mode of the A-D converter from the comparator mode to A-D conversion mode with the bit 3 of register Q1.
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.

LA 8	; (X0XX2)								
TV2A	; The SNZAD instruction is valid ${f I}$								
LA 0	; (0 XXX 2)								
TQ1A	; Operation mode of A-D converter is								
	changed from comparator mode to A-D								
	conversion mode.								
SNZAD									
NOP									
:									
X · thes	X : these bits are not used here.								
× . uies	שב שונש מוב ווטו עשבע וובול.								

Fig. 50 A-D conversion interrupt program example

Notes for the use of A-D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 51).

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 52. In addition, test the application products sufficiently.




Fig. 51 Analog input external circuit example-1




Fig. 52 Analog input external circuit example-2

Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

CONTROL REGISTERS

Interrupt control register V1		at	reset : 00002	at RAM back-up : 00002	R/W
V13	V13 Timer 2 interrupt enable bit		Interrupt disabled ((SNZT2 instruction is valid)	
V13		1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2	2)
1/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled ((SNZT1 instruction is valid)	
V12		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2	2)
V11	Not used	0	This bit has no fun	ction, but read/write is enabled.	
VII	Not used	1		ction, but read/write is chabled.	
V10	External 0 interrupt anable bit	0	Interrupt disabled ((SNZ0 instruction is valid)	
VIO	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)	

Interrupt control register V2		at reset : 00002		at RAM back-up : 00002	R/W
\/0e	V23 Not used				
V23	V23 Not used	1	This bit has no function, but read/write is enabled.		
\/ 2 0	V22 A-D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V22		1	Interrupt enabled (SNZAD instruction is invalid) (Note	2)
V21	Not used	0	- This bit has no function, but read/write is enabled.		
VZ1		1			
1/20	Not used	0	This bit has no function, but read/write is enabled.		
V20	Not used	1			

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W
113	INT pin input control bit (Note 3)	0	INT pin input disab	bled	
113		1	INT pin input enab	led	
110	Interrupt valid waveform for INT pin/ return level selection bit (Note 3)	0	Falling waveform (instruction)/"L" leve	"L" level of INT pin is recognized wi	th the SNZI0
112		1	Rising waveform (' instruction)/"H" lev	Ή" level of INT pin is recognized win el	th the SNZI0
111	INT pin edge detection circuit control bit	0	One-sided edge de	etected	
	interprinedge detection circuit control bit	1	Both edges detect	ed	
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

	Clock control register MR		at reset : 11002		at RAM back-up : 11002	R/W
		MR3	MR2		System clock	
MR3	MR3 System clock selection bits	0	0	f(XIN) (high-speed r	node)	
		0	1	f(XIN)/2 (middle-spe	ed mode)	
MR2		1	0	f(XIN)/4 (low-speed	mode)	
		1	1	f(XIN)/8 (default mo	de)	
MR1	Not used	0				
IVITS1	Not used			This bit has no function, but read/write is enabled.		
MRo	MPo Notwood)			
IVIINU	Not used	1	1	This bit has no function, but read/write is enabled.		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

	Timer control register W1	at	reset : 00002	at RAM back-up : 00002	R/W
\\/1o	W13 Prescaler control bit	0	Stop (state initialize	ed)	
VV13		1	Operating		
W12	W12 Prescaler dividing ratio selection bit	0	Instruction clock divided by 4		
VV12		1	Instruction clock div	vided by 16	
W11	Timer 1 control bit	0	Stop (state retained	(b	
VVII		1	Operating		
W/10	W10 Timer 1 count start synchronous circuit control bit	0	Count start synchro	onous circuit not selected	
VV10		1	Count start synchro	onous circuit selected	

	Timer control register W2	a		reset : 00002	at RAM back-up : state retained	R/W
W23	Timer 2 control bit	(C	Stop (state retaine	d)	
1125		1		Operating		
W22	Timer 1 count auto-stop circuit selection	(Count auto-stop circuit not selected			
***	bit (Note 2)	-	1	Count auto-stop circuit selected		
		W21	W20		Count source	
W21		0	0	Timer 1 underflow	signal	
	W20 Timer 2 count source selection bits		1	Prescaler output (C	DRCLK)	
W20			0	CNTR input		
		1	1	System clock		

	Timer control register W6	at	reset : 00002	at RAM back-up : state retained	R/W
W63	W63 Not used		This bit has no fun	This bit has no function, but read/write is enabled.	
		1			
W62	W62 Not used	0	This bit has no function, but read/write is enabled.		
VV02		1			
W61	CNITD output coloction bit	0	Timer 1 underflow	signal divided by 2 output	
VV01	CNTR output selection bit	1	Timer 2 underflow signal divided by 2 output		
W60	P12/CNTR function selection bit	0	P12(I/O)/CNTR inp	ut (Note 3)	
VV00	P12/CNTR function selection bit	1	P12 (input)/CNTR i	input/output (Note 3)	

A-D control register Q1			at	reset : 00002	at RAM back-up : state retained	R/W
Q13	A-D operation mode selection bit	()	A-D conversion mod	de	
Q13	A-D operation mode selection bit	1	1	Comparator mode		
Q12	Not used	0 -		This bit has no function, but read/write is enabled.		
		Q11	Q10		Selected pins	
Q11	Analog input his coloction hits	0	0	AINO		
	Analog input pin selection bits	0	1	AIN1		
Q10		1	0	AIN2		
QIO		1	1	Аімз		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronization circuit is selected.3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

	Key-on wakeup control register K0		reset : 00002	at RAM back-up : state retained	R/W
KOa	Port P03 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup use	ed	
K02	Port P02 key-on wakeup	0 Key-on wakeup not used			
K02	control bit	1 Key-on wakeup used		ed	
Kor	Port P01 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1	Key-on wakeup use	ed	
KOa	Port P00 key-on wakeup	0 Key-on wakeup not used			
K00	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W	
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	o not used/INT pin key-on wakeup used		
K 13	control bit	1 P13 key-on wakeup		o used/INT pin key-on wakeup not used		
K12	Port P12/CNTR key-on wakeup	0 Key-on wakeup not used				
K 12	control bit	1 Key-on wakeup use		ed		
K11	Port P11 key-on wakeup	0	0 Key-on wakeup not used			
K 11	control bit	1	1 Key-on wakeup used			
K10	Port P10 key-on wakeup	0 Key-on wakeup not used		used		
K10	control bit	1	Key-on wakeup use	ed		

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W	
K23	Port D3/K key-on wakeup	0 Key-on wakeup not u		used	•	
NZ3	control bit	1 Key-on wakeup used		ed		
K22	Port D2/C key-on wakeup	0 Key-on wakeup not used				
N22	control bit	1 Key-on wakeup use		sed		
K21	Port P21/AIN1 key-on wakeup	0	Key-on wakeup not used			
N21	control bit	1	1 Key-on wakeup used			
K20	Port P20/AIN0 key-on wakeup	0 Key-on wakeup not used				
1\20	control bit	1	Key-on wakeup use	d		

Note: "R" represents read enabled, and "W" represents write enabled.

r

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	W
DUIDo	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
PU03	control bit	1 Pull-up transistor ON		N	
DUOs	Port P02 pull-up transistor	0	0 Pull-up transistor OFF		
PU02	control bit	1 Pull-up transistor C		N	
DUO.	Port P01 pull-up transistor	0	Pull-up transistor OFF		
PU01	control bit	1 Pull-up transistor ON			
DUIDa	Port P00 pull-up transistor	0 Pull-up transistor OFF		FF	
PU00	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	W	
DUIA	Port P13/INT pull-up transistor	0	Pull-up transistor O	FF		
PU13	control bit	1	Pull-up transistor O	Ν		
DUIA	Port P12/CNTR pull-up transistor	0 Pull-up transistor OFF				
PU12	control bit	1	Pull-up transistor O	Ν		
PU11	Port P11 pull-up transistor	0	0 Pull-up transistor OFF			
PUII	control bit	1 Pull-up transistor ON				
DU14	Port P10 pull-up transistor	0 Pull-up transistor OFF				
PU10	control bit	1	Pull-up transistor O	N		

	Pull-up control register PU2		reset : 00002	at RAM back-up : state retained	W	
PU23	Port D3/K pull-up transistor	0 Pull-up transistor OF		iFF		
P023	control bit	1 Pull-up transistor O		N		
PU22	Port D2/C pull-up transistor	0 Pull-up transistor OFF				
P022	control bit	1 Pull-up transistor C		ON		
DUO.	Port P21/AIN1 pull-up transistor	0	0 Pull-up transistor OFF			
PU21	control bit	1	1 Pull-up transistor ON			
PU20	Port P20/AIN0 pull-up transistor	0 Pull-up transistor OFF				
P020	control bit	1	Pull-up transistor O	N		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4502 Group has the 113 instructions. Each instruction is described as follows;

(1) Index list of instruction function

- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	WDF1	Watchdog timer flag
в	Register B (4 bits)	WEF	Watchdog timer enable flag
DR	Register D (3 bits)	INTE	Interrupt enable flag
E	Register E (8 bits)	EXF0	External 0 interrupt request flag
Q1	A-D control register Q1 (4 bits)	Р	Power down flag
V1	Interrupt control register V1 (4 bits)	ADF	A-D conversion completion flag
V2	Interrupt control register V2 (4 bits)		
11	Interrupt control register I1 (4 bits)	D	Port D (6 bits)
W1	Timer control register W1 (4 bits)	P0	Port P0 (4 bits)
W2	Timer control register W2 (4 bits)	P1	Port P1 (4 bits)
W6	Timer control register W6 (4 bits)	P2	Port P2 (2 bits)
MR	Clock control register MR (4 bits)	P3	Port P3 (2 bits)
К0	Key-on wakeup control register K0 (4 bits)	С	Port C (1 bit)
K1	Key-on wakeup control register K1 (4 bits)	к	Port K (1 bit)
K2	Key-on wakeup control register K2 (4 bits)		
PU0	Pull-up control register PU0 (4 bits)	x	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	у	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	z	Hexadecimal variable
х	Register X (4 bits)	р	Hexadecimal variable
Y	Register Y (4 bits)	n	Hexadecimal constant
Z	Register Z (2 bits)	i	Hexadecimal constant
DP	Data pointer (10 bits)	j	Hexadecimal constant
	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
РСн	High-order 7 bits of program counter		
PC∟	Low-order 7 bits of program counter	\leftarrow	Direction of data movement
SK	Stack register (14 bits X 8)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	-	Negate, Flag unchanged after executing instruction
R2	Timer 2 reload register	M(DP)	RAM address pointed by the data pointer
T1	Timer 1	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
Т2	Timer 2	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T1F	Timer 1 interrupt request flag		in page p5 p4 p3 p2 p1 p0
T2F	Timer 2 interrupt request flag	С	Hex. C + Hex. number x (also same for others)
		+	
		x	

Note : Some instructions of the 4502 Group has the skip function to unexecute the next described instruction. The 4502 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	ТАВ	$(A) \gets (B)$	77, 90	er	XAMI j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array}$	89, 90
	тва	$(B) \gets (A)$	83, 90	RAM to register transfer		$ j = 0 \text{ to } 15 $ $ (Y) \leftarrow (Y) + 1 $	
	TAY	$(A) \gets (Y)$	82, 90	registe	TMA j	(M(DP)) ← (A)	85, 90
	ТҮА	$(Y) \gets (A)$	88, 90	AM to		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 15	
	ТЕАВ	(E7−E4) ← (B)	83, 90	2		, - · · · ·	
nsfer		$(E_3-E_0) \leftarrow (A)$			LA n	(A) ← n n = 0 to 15	67, 92
er tra	ТАВЕ	(B) ← (E7–E4)	78, 90				
egiste		(A) ← (E3–E0)			TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	78, 92
Register to register transfer	TDA	$(DR2-DR0) \leftarrow (A2-A0)$	83, 90			$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Regis	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$	78, 90			$(B) \leftarrow (ROM(PC))^{7-4}$ $(A) \leftarrow (ROM(PC))^{3-0}$ $(PC) \leftarrow (SK(SP))$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	83, 90		AM	$(SP) \leftarrow (SP) - 1$ $(A) \leftarrow (A) + (M(DP))$	61 02
	ТАХ	$(A) \gets (X)$	82, 90				61, 92
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$ $(A3) \leftarrow 0$	81, 90	Ę	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	61, 92
(0	LXY x, y	$(X) \leftarrow x x = 0 \text{ to } 15$ $(Y) \leftarrow y y = 0 \text{ to } 15$	67, 90	Arithmetic operation	An	(A) ← (A) + n n = 0 to 15	61, 92
resse	LZ z	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	68, 90	thmeti	AND	(A) ← (A) AND (M(DP))	62, 92
RAM addresses	INY	(Y) ← (Y) + 1	67, 90	Ari	OR	$(A) \leftarrow (A) \; OR \; (M(DP))$	69, 92
RA	DEY	(Y) ← (Y) – 1	64, 90		SC	(CY) ← 1	72, 92
					RC	$(CY) \leftarrow 0$	71, 92
_	TAM j	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	80, 90		SZC	(CY) = 0 ?	76, 92
ansfer					СМА	$(A) \leftarrow (\overline{A})$	64, 92
RAM to register transfer	XAM j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	88, 90		RAR	→CY→A3A2A1A0	70, 92
RAM to	XAMD j	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	88, 90				

Note: p is 0 to 15 for M34502M2,

p is 0 to 31 for M34502M4/E4.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	(Mj(DP)) ← 1 j = 0 to 3	72, 92		DI	$(INTE) \leftarrow 0$	65, 96
Bit oper	RB j	$(Mj(DP)) \leftarrow 0$ j = 0 to 3	70, 92		EI SNZ0	$(INTE) \leftarrow 1$ V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) $\leftarrow 0$	65, 96 74, 96
	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	75, 92		SNZI0	V10 = 1: SNZ0 = NOP	74, 96
arisc ation	SEAM	(A) = (M(DP)) ?	73, 92	eration	511210	112 = 1 (INT) = 11 ? 112 = 0 : (INT) = "L" ?	74, 90
	SEA n	(A) = n ? n = 0 to 15	73, 92	Interrupt operation	TAV1	$(A) \leftarrow (V1)$	81, 96
	Ва	(PCL) ← a6–a0	62, 94	Inte	TV1A	$(V1) \leftarrow (A)$	86, 96
ation	BL p, a	(РСн)	62, 94		TAV2	(A) ← (V2)	81, 96
Branch operation		(PCL) ← a6–a0			TV2A	$(V2) \leftarrow (A)$	87, 96
Branc	BLA p	(РСн) ← р (Note) (РСL) ← (DR2–DR0, А3–А0)	62, 94		TAI1	(A) ← (I1)	79, 96
	BM a	(SP) ← (SP) + 1	63, 94		TI1A	(I1) ← (A)	84, 96
		(SK(SP)) ← (PC) (PCH) ← 2			TAW1	(A) ← (W1)	81, 96
c		(PCL) ← a6–a0			TW1A	(W1) ← (A)	87, 96
peratio	BML p, a	(SP) ← (SP) + 1 (SK(SP)) ← (PC)			TAW2	(A) ← (W2)	82, 96
Subroutine operation		$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow a6-a0$			TW2A	(W2) ← (A)	87, 96
Subro	BMLA p	(SP) ← (SP) + 1	63, 94		TAW6	(A) ← (W6)	82, 96
		$(SK(SP)) \leftarrow (PC)$	5	TW6A	(W6) ← (A)	87, 96	
		(PCL) ← (DR2–DR0, A3–A0)		Timer operation	TAB1	$ (B) \leftarrow (T17-T14) \\ (A) \leftarrow (T13-T10) $	77, 96
	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94	Timer	T1AB	(R17–R14) ← (B) (T17–T14) ← (B)	76, 96
u	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	71, 94			(R13–R10) ← (A) (T13–T10) ← (A)	
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	72, 94		TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	77, 96
					T2AB	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	76, 96

Note: p is 0 to 15 for M34502M2,

HARDWARE INSTRUCTIONS

INDEX LIST OF INSTRUCTION FUNCTION (continued)

TR1AB	(R17–R14) ← (B) (R13–R10) ← (A)	86, 96			IAK	$(A_0) \leftarrow (K)$	66, 98
						$(A3-A1) \leftarrow 0$	00, 90
SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0	75, 96			ОКА	(K) ← (Ao)	68, 98
	V12 = 1: SNZT1 = NOP				ТКОА	(K0) ← (A)	84, 98
SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP	75, 96			TAK0 TK1A	$(A) \leftarrow (K0)$ $(K1) \leftarrow (A)$	79, 98 84, 98
IAP0	(A) ← (P0)	66, 98	_		TAK1	(A) ← (K1)	79, 98
OP0A	(P0) ← (A)	68, 98		put/Out	TK2A	(K2) ← (A)	84, 98
IAP1	(A) ← (P1)	66, 98		L	TAK2	(A) ← (K2)	79, 98
OP1A	(P1) ← (A)	69, 98			TPU0A	(PU0) ← (A)	85, 98
IAP2	$(A_1, A_0) \leftarrow (P_{21}, P_{20})$ $(A_3, A_2) \leftarrow 0$	66, 98			TPU1A	(PU1) ← (A)	85, 98
OP2A	(P21, P20) ← (A1, A0)	69, 98			TPU2A	$(PU2) \gets (A)$	86, 98
IAP3	(A1, A0) ← (P31, P30) (A3, A2) ← 0	67, 98			TABAD	In A-D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2)	77, 100
ОРЗА	(P31, P30) ← (A1, A0)	69, 98				$(B) \gets (AD7\text{-}AD4)$	
CLD	(D) ← 1	63, 98			ται α		80, 100
RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 5	71, 98				$(A_1, A_0) \leftarrow 0$	00, 100
SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 5	73, 98		peration	TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	78, 100
SZD	(D(Y)) = 0 ?	76, 98		ersion c	TAQ1	(A) ← (Q1)	80, 100
	(Y) = 0 to 5) conve	TQ1A	(Q1) ← (A)	86, 100
SCP	(C) ← 1	73, 98		А-Г	ADST	$(ADF) \leftarrow 0$ Q13 = 0: A-D conversion starting	61, 100
RCP						Q13 = 1: Comparator operation starting	
SNZCP	(C) = 1 ?	74, 98			SNZAD	V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP	74, 100
	IAP0 OP0A IAP1 OP1A IAP2 OP2A IAP3 OP3A CLD RD SD SZD SZD	After skipping, $(T2F) \leftarrow 0$ V13 = 1: SNZT2 = NOP IAP0 $(A) \leftarrow (P0)$ OP0A $(P0) \leftarrow (A)$ IAP1 $(A) \leftarrow (P1)$ OP1A $(P1) \leftarrow (A)$ IAP2 $(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$ OP2A OP2A $(P21, P20) \leftarrow (A1, A0)$ IAP3 $(A1, A0) \leftarrow (P31, P30)$ $(A3, A2) \leftarrow 0$ OP3A OP3A $(P31, P30) \leftarrow (A1, A0)$ CLD $(D) \leftarrow 1$ RD $(D(Y)) \leftarrow 0$ $(Y) = 0$ to 5 SD $(D(Y)) \leftarrow 1$ $(Y) = 0$ to 5 SZD $(D(Y)) = 0$? $(Y) = 0$ to 5 SCP $(C) \leftarrow 1$ RCP $(C) \leftarrow 0$	After skipping, $(T2F) \leftarrow 0$ $\forall 13 = 1: SNZT2 = NOP$ IAP0 $(A) \leftarrow (P0)$ 66, 98OP0A $(P0) \leftarrow (A)$ 68, 98IAP1 $(A) \leftarrow (P1)$ 66, 98OP1A $(P1) \leftarrow (A)$ 69, 98IAP2 $(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$ 66, 98OP2A $(P21, P20) \leftarrow (A1, A0)$ 69, 98IAP3 $(A1, A0) \leftarrow (P31, P30)$ $(A3, A2) \leftarrow 0$ 67, 98OP3A $(P31, P30) \leftarrow (A1, A0)$ 69, 98CLD $(D) \leftarrow 1$ 63, 98RD $(D(Y)) \leftarrow 0$ $(Y) = 0$ to 571, 98SZD $(D(Y)) \leftarrow 1$ $(Y) = 0$ to 576, 98SCP $(C) \leftarrow 1$ 73, 98RCP $(C) \leftarrow 0$ 71, 98	After skipping, (T2F) $\leftarrow 0$ V13 = 1: SNZT2 = NOP66, 98IAP0(A) \leftarrow (P0)66, 98OP0A(P0) \leftarrow (A)68, 98IAP1(A) \leftarrow (P1)66, 98OP1A(P1) \leftarrow (A)69, 98IAP2(A1, A0) \leftarrow (P21, P20) (A3, A2) \leftarrow 066, 98OP2A(P21, P20) \leftarrow (A1, A0)69, 98IAP3(A1, A0) \leftarrow (P31, P30) (A3, A2) \leftarrow 067, 98OP3A(P31, P30) \leftarrow (A1, A0)69, 98CLD(D) \leftarrow 163, 98RD(D(Y)) \leftarrow 0 (Y) $=$ 0 to 571, 98SZD(D(Y)) \leftarrow 1 (Y) $=$ 0 to 576, 98SCP(C) \leftarrow 173, 98RCP(C) \leftarrow 071, 98	After skipping, $(T2F) \leftarrow 0$ V13 = 1: SNZT2 = NOP Image: Constraint of the stress	After skipping, $(T2F) \leftarrow 0$ $V13 = 1: SNZT2 = NOP$ TK1A IAP0 $(A) \leftarrow (P0)$ 66, 98 OP0A $(P0) \leftarrow (A)$ 68, 98 IAP1 $(A) \leftarrow (P1)$ 66, 98 OP1A $(P1) \leftarrow (A)$ 69, 98 IAP2 $(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$ 66, 98 OP2A $(P21, P20) \leftarrow (A1, A0)$ 69, 98 IAP3 $(A1, A0) \leftarrow (P31, P30)$ $(A3, A2) \leftarrow 0$ 67, 98 OP3A $(P31, P30) \leftarrow (A1, A0)$ 69, 98 CLD $(D) \leftarrow 1$ 63, 98 RD $(D(Y)) \leftarrow 0$ $(Y) = 0 to 5$ 71, 98 SZD $(D(Y)) \leftarrow 1$ $(Y) = 0 to 5$ 73, 98 SZD $(D(Y)) = 0$? $(Y) = 0 to 5$ 76, 98 SZD $(D(Y)) = 0$? $(Y) = 0 to 5$ 76, 98 SZD $(C) \leftarrow 1$ 73, 98 RCP $(C) \leftarrow 0$ 71, 98 SNZCP $(C) = 1$? 74, 98	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page
	NOP	$(PC) \leftarrow (PC) + 1$	68, 100
	POF	RAM back-up (Voltage drop detection circuit valid)	70, 100
	POF2	RAM back-up	70, 100
	EPOF	POF, POF2 instructions valid	65, 100
	SNZP	(P) = 1 ?	75, 100
Other operation	DWDT	Stop of watchdog timer func- tion enabled	65, 100
Other	WRST	(WDF1) = 1 ? After skipping, (WDF1) ← 0	88, 100
	СМСК	Ceramic resonance circuit selected	64, 100
	CRCK	RC oscillation circuit selected	64, 100
	TAMR	$(A) \gets (MR)$	80, 100
	TMRA	$(MR) \gets (A)$	85, 100

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

A n (Add n	and accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 1 0 n n n n ₂ 0 6 n ₁₆	words	cycles 1	_	Overflow = 0
Operation:	$(A) \leftarrow (A) + n$	Grouping:	Arithmetic		
	n = 0 to 15	Description			the immediate field to
			-		a result in register A. g CY remains unchanged.
				-	ction when there is no
					t of operation.
			Executes t	he next in	struction when there is
			overflow as	s the resul	t of operation.
ADST (A-D	conversion STart)	•			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 1 1 1 1 1 2 2 9 F 16	words	cycles		
		1	1	-	-
Operation:	$(ADF) \leftarrow 0$	Grouping:	A-D conve	rsion opera	ation
	Q13 = 0: A-D conversion starting	Description	: Clears (0)	to A-D c	onversion completion
	Q13 = 1: Comparator operation starting	flag ADF, and the A-D conversion at the A-D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started.			
	(Q13 : bit 3 of A-D control register Q1)				
			- 1) 13 3101	ieu.	
AM (Add ad	ccumulator and Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	5	
	2 16	1	1	-	-
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping:	Arithmetic	operation	
-			: Adds the o	contents o	f M(DP) to register A.
					egister A. The contents
			of carry fla	g CY rema	ains unchanged.
AMC (Add	accumulator, Memory and Carry)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 1 0 0 B	words	cycles		
	16	1	1	0/1	-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping:	Arithmetic	operation	
-	$(CY) \leftarrow Carry$				f M(DP) and carry flag
			-		res the result in regis-
			ter A and c	arry flag C	Y.

AND (logic	al AND between accumulator and memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8 16	words	cycles 1	_	_	
Operation:	$(A) \leftarrow (A) AND (M(DP))$	Grouping:	Arithmetic	•		
		Description			ation between the con-	
					and the contents of	
			M(DP), and	d stores th	e result in register A.	
B a (Brand	h to address a)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	i lag O i	Skip condition	
oode	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	1	1	-	-	
Onenetiens		0	Describer			
Operation:	$(PCL) \leftarrow a6 to a0$	Grouping: Description	Branch op		· Propohoo to oddrooo	
		Description		a within a page : Branches to address e identical page. y the branch address within the page		
		Note:				
		including this instruction.				
			0			
BL p. a (Br	anch Long to address a in page p)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 1 1 1 p4 p3 p2 p1 p0 2 0 E p 16	words	cycles		•	
		2	2	-	-	
	1 0 0 a6 a5 a4 a3 a2 a1 a0 2 2 a a ₁₆	a .				
		Grouping:	Branch op		· Propohoo to oddrooo	
Operation:	$(PCH) \leftarrow p$	Description	a in page p		: Branches to address	
	$(PCL) \leftarrow a6 \text{ to } a0$	Note:			02M2, and p is 0 to 31	
		10101	for M3450			
BLA p (Bra	anch Long to address (D) + (A) in page p)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	words	cycles	0	·	
		2	2	-	-	
	1 0 0 p4 0 0 p3 p2 p1 p0 2 p p 1 ₆					
		Grouping:	Branch op			
Operation:	$(PCH) \leftarrow p$	Description			: Branches to address	
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$		•		2 A1 A0)2 specified by	
		Noto	registers D			
		Note:	p is 0 to 18 for M34502		02M2, and p is 0 to 31	
			101 1013430	∠ıvı 4 /∟4.		

BM a (Bran	ch and Mark to address a in page 2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 a 1 a a	words	cycles		
		1	1	-	-
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine	call opera	ation
-	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls the
	$(PCH) \leftarrow 2$		subroutine	at addres	s a in page 2.
	(PCL) ← a6–a0	Note:	Subroutine	e extendir	ng from page 2 to an-
			other page	e can also	be called with the BM
			instruction	when it sta	arts on page 2.
					the stack because the
_			maximum l	evel of sub	routine nesting is 8.
	Branch and Mark Long to address a in page p)	1	1	I	
Instruction		Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p 1 16	words	cycles		
		2	2	-	_
	1 0 0 a6 a5 a4 a3 a2 a1 a0 ₂ 2 a a ₁₆	Grouping:	Subroutine	call opera	ation
Operation:	$(SP) \leftarrow (SP) + 1$	Description	: Call the su	broutine :	Calls the subroutine at
	$(SK(SP)) \leftarrow (PC)$		address a	in page p.	
	$(PCH) \leftarrow p$	Note:	p is 0 to 15	5 for M345	02M2, and p is 0 to 31
	$(PCL) \leftarrow a6-a0$		for M34502	2M4/E4.	
					the stack because the
			maximum l	evel of sub	routine nesting is 8.
BMLA p (B	ranch and Mark Long to address (D) + (A) in page p	p)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 2 0 3 0 16	words	cycles		
		2	2	-	_
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p ₁₆	Grouping:	Subroutine	call opera	ation
Operation:	$(SP) \leftarrow (SP) + 1$	Description	: Call the su	broutine :	Calls the subroutine at
-	$(SK(SP)) \leftarrow (PC)$		address (D	R2 DR1 D	Ro A3 A2 A1 A0)2 speci-
	$(PCH) \leftarrow p$		fied by reg	isters D ar	nd A in page p.
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:			02M2, and p is 0 to 31
			for M34502		
					the stack because the
			maximum i		routine nesting is 8.
CLD (CLea		1			
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 1 2 0 1 1	1	1		
		1	I	_	_
Operation:	(D) ← 1	Grouping:	Input/Outp	ut operatio	on
		Description	: Sets (1) to	port D.	

CMA (CoM	plemer	nt of A	Accum	ulate	or)										
Instruction	D9						D0				Number of	Number of	Flag CY	Skip condition	
code	0 0	0	0 0	1	1 1	0	0	0	1	C 16	words	cycles			
		0	0 0		• •	0	2	<u> </u>			1	1	-	_	
Operation:	$(A) \leftarrow \dot{0}$	(A)									Grouping:	Arithmetic	operation		
operation	(,,) , ,)									Description			mplement for register	
												A's conten	ts in regist	er A.	
CMCK (Clo	ck sele	ect: c	eraMic	res	onan	ce C	locK)								
Instruction code	D9	1 1					Do			•	Number of words	Number of cycles	Flag CY	Skip condition	
ooue	1 0	1	0 0	1	1 0	1	02	2	9	A 16	1	1	-	-	
Operation:	Ceram	ic reso	onance o	circui	t selec	ted					Grouping:	Other oper	ration		
•											Description	: Selects th	e ceramic	resonance circuit and	
											stops the ring oscillator.				
CRCK (Clo Instruction code	ck sele	ct: R	c oscil	latio	n Clo 1 0		D0	2	9	B 16	Number of words	Number of cycles	Flag CY	Skip condition	
			Į	II			2				1	1	-	-	
Operation:	RC osc	illatio	n circuit	seleo	cted						Grouping: Other operation				
											Description	: Selects the the ring os		ation circuit and stops	
DEY (DEcre	ement	regis	ter Y)								•				
Instruction code	D9 0 0	0	0 0	1	0 1	1	D0	0	1	7	Number of words	Number of cycles	Flag CY	Skip condition	
ooue	0 0	0	0 0	1			2	0	1	/ 16	1	1	-	(Y) = 15	
Operation:	(Y) ← ((Y) — 1	I								Grouping: Description	As a resu tents of reg is skipped	1 from the It of subtra gister Y is . When the	contents of register Y. action, when the con- 15, the next instruction contents of register Y struction is executed.	

	Interrupt)	
Instruction	D9 D0	Number of Number of Flag CY Skip condition
code	0 0 0 0 0 0 0 1 0 0 2 0 4 16	words cycles
Operation:	$(INTE) \leftarrow 0$	Grouping: Interrupt control operation Description: Clears (0) to interrupt enable flag INTE, and
		Note: Interrupt is disabled by executing the DI in- struction after executing 1 machine cycle.
DWDT (Dis	able WatchDog Timer)	
Instruction code		Number of words Number of cycles Flag CY Skip condition
		1 1 – –
Operation:	Stop of watchdog timer function enabled	Grouping: Other operation
		Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
EI (Enable		
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words Number of cycles Flag CY Skip condition
		1 1
Operation:	(INTE) ← 1	Grouping: Interrupt control operation Description: Sets (1) to interrupt enable flag INTE, and enables the interrupt. Note: Interrupt is enabled by executing the EI instruction after executing 1 machine cycle.
EPOF (Ena	ble POF instruction)	
Instruction code	D9 D0 0 0 0 1 0 1 1 0 1 1 0 5 B c	Number of words Number of cycles Flag CY Skip condition
		1 1
Operation:	POF instruction, POF2 instruction valid	Grouping: Other operation Description: Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.

IAK (Input /	Accumulator from port K)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 1 1 1 1 2 2 6 F 16	words 1	cycles 1	-	
Operation:	(A0) ← (K) (A3–A1) ← 0	Grouping: Description Note:	(Ao) of reg After this	he content ister A. instructio	n s of port K to the bit 0 n is executed, "0" is rder 3 bits (A3–A1) of
IAP0 (Input	Accumulator from port P0)				
Instruction code	D9 D0 1 0 0 1 1 0 0 0 0 0 0 2 2 6 0 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(A) ← (P0)	Grouping: Description	Input/Outp : Transfers t		n port P0 to register A.
	Accumulator from port P1)	Number of	Number of		Olin condition
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY –	Skip condition
Operation:	(A) ← (P1)	Grouping: Description	Input/Outp : Transfers t		n port P1 to register A.
IAP2 (Input Instruction	Accumulator from port P2)	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 0 2 6 2 16	words 1	cycles 1	_	_
Operation:	$(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$	Grouping: Description Note:	der 2 bits (After this	he input of A1, A0) of r instructio	port P2 to the low-or-

$ \begin{array}{c} \mbox{code} & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 2 & 2 & 6 & 3 & 1 & 1 & 1 & - & - & - & - & - & - & -$	IAP3 (Input	t Accumulator from port P3)					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Instruction	D9 D0			Flag CY	Skip condition	
Operation: $(A_1, A_0) \leftarrow (P_{31}, P_{30})$ $(A_3, A_2) \leftarrow 0$ Grouping: Input/Output operation Description: Transfers the input of port P3 to the low-or-der 2 bits (A, A) of register A. Note: After this instruction is executed, sets "0" to the high-order 2 bits (A, A) of register A. Note: $After this instruction is executed, sets "0" to the high-order 2 bits (A, A) of register A. Note: After this instruction is executed, sets "0" to the high-order 2 bits (A, A) of register A. Note: After this instruction is executed, sets "0" to the high-order 2 bits (A, A) of register A. Note: After this instruction is executed, sets "0" to the next instruction is executed. Operation: (Y) \leftarrow (Y) + 1 Grouping: RAM addresses Description: Adds to the contents of register Y is a result of addition, when the contents of register Y is not 0, the next instruction is executed. Instruction Da Da Da Number of number of flag CY Skip condition code 0 0 1 1 - Continuous description: Continuous description: After the LA instruction is executed and other LA instruction is executed and executed, on the secuted and other LA instruction is executed and other LA instructions are continuously are skipped. Descri$	code		words	cycles			
$ (A_3, A_2) \leftarrow 0 $ $ (A_3, A_3) \leftarrow 0 $ $ (A_3, A_3)$			1	1	-	_	
$ (A_3, A_2) \leftarrow 0 $ $ (A_3, A_3) \leftarrow 0 $ $ (A_3, A_3)$	Operation:	$(A1, A0) \leftarrow (P31, P30)$	Grouping:	Input/Outp	ut operatio		
der 2 bis (A; A; A) of register A. Note: $der 2 bis (A; A; A) of register A.$ Note: $der 2 bis (A; A; A) of$							
Note:After this instruction is executed, sets °° to the high-order 2 bits (A3, A2) of register A.INY (INcrement register Y)InstructionDo codeNumber of 0 0 0 0 1 0 0 1 1 2 0 0 1 1 2 0 0 1 1 2 0 0 1 1 2 0 1 3 1 1 2Number of 1 1 1 - 1 - 0 1 1 - 0 0 0 0 1 0 0 1 1 2 0 1 3 1 1 - 0 0 0 0 1 0 0 1 1 2 0 0 1 1 2 0 1 3 1 1 1 -Number of register X 0 1 1 1 - 0 0 0 0 0 1 0 0 1 1 2 0 1 3 1 1 - 0 0 0 0 0 1 0 0 1 1 2 0 0 0 1 1 0 0 1 1 2 0 0 1 1 1 2 0 0 0 0 1 1 0 0 1 1 2 0 0 0 1 1 0 0 1 1 2 0 0 0 0 1 1 0 0 1 1 2 0 0 0 0 0 1 1 0 0 1 1 2 0 0 0 0 0 1 1 1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			Note:			-	
$\begin{aligned} & \text{INY (INcrement register Y)} \\ & \text{Instruction} \\ \hline \text{code} & \hline \text{D} & \text{O} & \text{O} & \text{O} & \text{I} & \text{O} & \text{I} & \text{I} & \text{I} \\ \hline \text{D} & \text{O} & \text{O} & \text{O} & \text{I} & \text{O} & \text{I} & \text{I} & \text{I} \\ \hline \text{D} & \text{O} & \text{I} & \text{O} & \text{I} & \text{I} & \text{I} \\ \hline \text{O} & \text{O} & \text{O} & \text{O} & \text{I} & \text{O} & \text{I} & \text{I} & \text{I} \\ \hline \text{O} & \text{O} & \text{O} & \text{I} & \text{O} & \text{I} & \text{I} & \text{I} \\ \hline \text{D} & \text{O} & \text{I} & \text{I} & \text{I} & \text{I} & \text{I} & \text{I} \\ \hline \text{O} & \text{O} & \text{O} & \text{I} \\ \hline \text{O} & \text{O} & \text{O} & \text{I} \\ \hline \text{Operation: } & (Y) \leftarrow (Y) + 1 \\ \hline \begin{array}{c} & \text{Grouping: } & \text{RAM addresses} \\ \hline \text{Description: } & \text{Adds I to the contents of register Y. As a register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed. \\ \hline \hline \text{I} & \text{I} & \text{I} & - & \text{Continuous} \\ \hline \text{Grouping: } & \text{Arithmetic operation} \\ \hline \text{Operation: } & (A) \leftarrow n \\ n = 0 \text{ to } 15 \\ \hline \hline \begin{array}{c} n = 0 \text{ to } 15 \\ \hline \hline \text{I} & $							
Instruction codeDe 0De 0De 0De 0Number of vordsFlag CY vordsSkip conditionOperation: $(Y) \leftarrow (Y) + 1$ Grouping: add 1 to the contents of register Y As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y As a re- suit of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.LA n (Load n in Accumulator)De 0011nnInstruction codeDe 0011nnnDeperation:(A) \leftarrow n n = 0 to 15De 111-Continuous description:Deperation: code $(A) \leftarrow n$ n = 0 to 15De 1Instruction is executed and other LA instruction i							
code 0 0 0 1 0 1 1 2 0 1 3 1 1 1 $ (Y) = 0$ Operation:(Y) \leftarrow (Y) + 1Grouping: RAM addressesDescription: Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y. As a register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.LA n (Load n in Accumulator)InstructionDeDoO 1 1 1 n n n nO 7 n 16Mumber of Number of Vielas V	INY (INcrem	nent register Y)					
Operation: (Y) \leftarrow (Y) + 1	Instruction code				Flag CY	Skip condition	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			1	1	-	(Y) = 0	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Description: Adds 1 to the contents of register Y. As a re-				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				-			
LA n (Load n in Accumulator) Instruction De Number of Number of Skip condition code De Number of Skip condition Operation: (A) \leftarrow n n = 0 to 15 Code Grouping: Arithmetic operation Description: Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. LXY x, y (Load register X and Y with x and y) Instruction De 1 1 x y3 y2 y1 y0 2 3 x y1 1 1 - Continuously coded and executed, only the first LA instructions coded continuously are skipped. LXY x, y (Load register X and Y with x and y) Instruction De Mumber of Vumber of Skip condition code 1 1 Number of Skip condition code 1 1 1 1 1 <th colspa<="" td=""><td></td><td></td><td></td><td></td><td></td><td>-</td></th>	<td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td>						-
Instruction codeDe 0De 0De 0De 0Number of vordsNumber of cyclesFlag CY cyclesSkip conditionOperation: n = 0 to 15(A) \leftarrow n n = 0 to 15(A) \leftarrow n n = 0 to 15Grouping: Arithmetic operationArithmetic operationDescription: LXY x, y (Load register X and Y with x and y)(A) \leftarrow n register X.Grouping: Arithmetic operationArithmetic operationDescription: codeDe (D) (D) (D) (D) (D) (D) (D) (D) (D) (D)				not 0, the r	next instrue	ction is executed.	
Instruction codeDe 0De 0De 0De 0Number of vordsNumber of cyclesFlag CY cyclesSkip conditionOperation: n = 0 to 15(A) \leftarrow n n = 0 to 15(A) \leftarrow n n = 0 to 15Grouping: Arithmetic operationArithmetic operationDescription: LXY x, y (Load register X and Y with x and y)(A) \leftarrow n register X.Grouping: Arithmetic operationArithmetic operationDescription: codeDe (D) (D) (D) (D) (D) (D) (D) (D) (D) (D)							
Instruction codeDe 0De 0De 0De 0Number of vordsNumber of cyclesFlag CY cyclesSkip conditionOperation: n = 0 to 15(A) \leftarrow n n = 0 to 15(A) \leftarrow n n = 0 to 15Grouping: Arithmetic operationArithmetic operationDescription: LXY x, y (Load register X and Y with x and y)(A) \leftarrow n register X.Grouping: Arithmetic operationArithmetic operationDescription: codeDe (D) (D) (D) (D) (D) (D) (D) (D) (D) (D)							
code 0 0 1 1 n	LA n (Load	I n in Accumulator)					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Instruction code				Flag CY	Skip condition	
$n = 0 \text{ to } 15$ $Pescription: Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.$ $LXY x, y (Load register X and Y with x and y)$ $Instruction D9 D0 First LX in X = 0 to 15 (Y) \leftarrow y y = 0 to 15$ $(X) \leftarrow x x = 0 to 15 (Y) \leftarrow y y = 0 to 15$ $Grouping: RAM addresses Field to register Y. When the LXY instruction is executed, only the first LXY instruction is executed, only the immediate field to register Y. When the LXY instruction is executed, only the first LXY instruction is executed.$		0 0 1 1 1 1 1 1 1 1 1 1	1	1	-		
$\begin{array}{c} \mbox{register A.} & \mbox{When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. \\ \hline \mbox{LXY x, y (Load register X and Y with x and y)} \\ \hline \mbox{Instruction} & \begin{tabular}{cccccccccccccccccccccccccccccccccccc$	Operation:	$(A) \leftarrow n$	Grouping: Arithmetic operation				
$\begin{array}{c} \text{When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. \\ \hline \textbf{LXY x, y (Load register X and Y with x and y)} \\ \hline \textbf{Instruction} & \begin{array}{c} D_9 & & & \\ \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline \end{array} \\ \hline \textbf{Operation:} & (X) \leftarrow x x = 0 \text{ to } 15 \\ (Y) \leftarrow y & y = 0 \text{ to } 15 \\ \hline \end{array} \\ \hline \begin{array}{c} \textbf{Grouping:} & \textbf{RAM addresses} \\ \hline \textbf{Description:} & Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instruction is executed and other LXY instruction is executed and other LXY instruction is executed and other LXY instructions coded continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously c$		n = 0 to 15	Description	: Loads the	value n in	the immediate field to	
$ \begin{array}{c} \mbox{code and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.} \\ \hline \mbox{LXY x, y (Load register X and Y with x and y)} \\ \hline \mbox{Instruction} & D^9 & D^0 & Flag CY Skip condition \\ \hline \mbox{code} & \hline \mbox{1 & 1 & x3 & x2 & x1 & x0 & y3 & y2 & y1 & y0 \\ \hline \mbox{1 & 1 & x3 & x2 & x1 & x0 & y3 & y2 & y1 & y0 \\ \hline \mbox{code} & \hline \mbox{Code} & \hline \mbox{Number of} & Flag CY Skip condition \\ \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline \mbox{Code} & \hline \mbox{Instruction} & \hline \mbox{Code} & \hline $				register A.			
$\begin{array}{c c} \text{LXY x, y (Load register X and Y with x and y)} \\ \hline \text{Instruction} & D^9 & D_0 & \\ \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline \end{array} \\ \hline \textbf{Code} & \hline 1 & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline \textbf{Code} & \hline \textbf{1} & 1 & x_3 & x_2 & x_1 & x_0 & y_3 & y_2 & y_1 & y_0 \\ \hline \textbf{Code} & \hline \textbf{1} & 1 & 1 & - & Continuous \\ \hline \textbf{Continuous} & \textbf{Continuous} \\ \hline \textbf{Coperation:} & (X) \leftarrow x x = 0 \text{ to } 15 \\ \hline \textbf{(Y)} \leftarrow y & y = 0 \text{ to } 15 \\ \hline \textbf{(Y)} \leftarrow y & y = 0 \text{ to } 15 \\ \hline \textbf{Continuous} & \textbf{Continuous} \\ \hline Context in the immediate field to register Y. When t$				When the	LA instruc	tions are continuously	
$\begin{array}{c c} \text{LXY x, y (Load register X and Y with x and y)} \\ \hline \text{Instruction} & D9 & D0 & \\ \hline 1 & 1 & x3 & x2 & x1 & x0 & y3 & y2 & y1 & y0 \\ \hline 2 & 3 & x & y & 16 \\ \hline 1 & 1 & 1 & - \\ \hline \\ \text{Operation:} & (X) \leftarrow x x = 0 \text{ to } 15 & \\ & (Y) \leftarrow y & y = 0 \text{ to } 15 \\ \hline \\ & & & & & & & & \\ \hline \\ \text{Operation:} & (X) \leftarrow x x = 0 \text{ to } 15 & \\ & & & & & & & \\ \hline \\ \text{Operation:} & (X) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (X) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (X) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow y & y = 0 \text{ to } 15 & \\ \hline \\ \text{Operation:} & (Y) \leftarrow (Y)$				coded and	d executed	d, only the first LA in-	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$							
LXY x, y (Load register X and Y with x and y)Instruction codeD9D0 1Number of y 3Number of cyclesFlag CY cyclesSkip condition11x3x2x1x0y3y2y1y03xy16111-Continuous descriptionOperation:(X) \leftarrow x x = 0 to 15 (Y) \leftarrow y y = 0 to 156Grouping:RAM addressesDescription:Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instruc- tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-					ns code	d continuously are	
Instruction codeD9D0 1Number of wordsNumber of cyclesFlag CYSkip condition11x3x2x1x0y3y2y1y03xy1111-Continuous descriptionOperation:(X) \leftarrow x x = 0 to 15 (Y) \leftarrow y y = 0 to 15(Y) \leftarrow y y = 0 to 15Grouping:RAM addressesDescription:Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instruc- tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-				skipped.			
code11x3x2x1x0y3y2y1y023xyy16wordscycles11111111-Continuous descriptionOperation: $(X) \leftarrow x x = 0$ to 15 $(Y) \leftarrow y y = 0$ to 15000 <td></td> <td>.oad register X and Y with x and y)</td> <td>1</td> <td></td> <td></td> <td></td>		.oad register X and Y with x and y)	1				
Operation: $(X) \leftarrow x x = 0 \text{ to } 15$ 11-Continuous description $(Y) \leftarrow y y = 0 \text{ to } 15$ $(Y) \leftarrow y y = 0 \text{ to } 15$ Grouping:RAM addressesDescription:Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-	Instruction code	1 1 x3 x2 x1 x0 y3 y2 y1 y0 3 x y			Flag CY	Skip condition	
 (Y) ← y y = 0 to 15 Description: Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu- 		, , , , , , , , , , , , , , , , ,	1	1	-		
 (Y) ← y y = 0 to 15 Description: Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu- 	Operation:	$(X) \leftarrow x x = 0 \text{ to } 15$	Grouping:	RAM addre	esses		
field to register Y. When the LXY instruc- tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-		$(Y) \leftarrow y \ y = 0 \text{ to } 15$: Loads the	value x in	the immediate field to	
tions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continu-			_	register X,	and the va	alue y in the immediate	
only the first LXY instruction is executed and other LXY instructions coded continu-				field to reg	gister Y. V	/hen the LXY instruc-	
and other LXY instructions coded continu-				tions are c	ontinuousl	y coded and executed,	
				only the fi	rst LXY ir	struction is executed	
ously are skipped.						ctions coded continu-	
				ously are s	skipped.		

LZ z (Load	register Z with z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 0 z1 z0 2 0 4 ⁸ _{+Z} 16	words 1	cycles 1	_	
Operation:	$(Z) \leftarrow z \ z = 0 \ to \ 3$	Grouping:	RAM addr		
		Description	register Z.	value z in	the immediate field to
NOP (No C	(Peration)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(PC) \leftarrow (PC) + 1$	Grouping:	Other oper	ration	
		Description	•		1 to program counter nain unchanged.
	out port K from Accumulator)			1	
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 1 1 1 1 ₂ 2 1 _F	1	1	-	_
Operation:	$(K) \leftarrow (Ao)$	Grouping:	Input/Outp	ut operatio	'n
		Description	: Outputs th A to port K		of bit 0 (Ao) of register
OP0A (Out	put port P0 from Accumulator)				
Instruction		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 ₂ 2 2 0 1 ₆	1	1	-	_
Operation:	(P0) ← (A)	Grouping: Description	Input/Outp : Outputs th P0.		n s of register A to port

OP1A (Out	put port P1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 2 2 1	words 1	cycles 1	_	
Operation:	$(P1) \leftarrow (A)$	Grouping:	Input/Outp		
		Description	P1.	ie content	s of register A to port
OP2A (Out	put port P2 from Accumulator)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(P21, P20) ← (A1, A0)	Grouping:	Input/Outp	ut operatio	n
		Description	: Outputs th (A1, A0) of		of the low-order 2 bits to port P2.
	put port P3 from Accumulator)	 			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
code	<u>1 0 0 0 1 0 0 0 1 1</u> ₂ <u>2 2 3</u> ₁₆	1	1	-	_
Operation:	(P31, P30) ← (A1, A0)	Grouping:	Input/Outp	ut operatio	n
		Description	: Outputs th (A1, A0) of		of the low-order 2 bits to port P3.
OR (logical	OR between accumulator and memory)				
Instruction code	D9 D0 0 0 0 0 0 1 1 0 0 1 0 0 1 9 re	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(A) ← (A) OR (M(DP))	Grouping: Description	tents of r	OR opera egister A	tion between the con- and the contents of e result in register A.

POF (Powe	er OFf1)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 1 0 2 0 0 2 16	words 1	cycles 1	-	_	
Operation:	RAM back-up	Grouping: Other operation				
oporation	However, voltage drop detection circuit valid	Description			RAM back-up state by	
			executing	the POF ir	struction after execut-	
		ing the EPOF instruction.				
		Nata		-	p detection circuit is valid.	
		Note:			n is not executed before stion, this instruction is	
			-		instruction.	
DOE2 (Dou			- 1			
POF2 (Pow Instruction		Number of	Number of	Flag CY	Skip condition	
code		words	cycles	r lag or	Okip condition	
		1	1	-	-	
Operation:	RAM back-up	Grouping:				
		Description		-	RAM back-up state by	
			-		2 instruction after ex-	
			all function		struction. Operations of	
		Note:			n is not executed before	
					ction, this instruction is	
			equivalent	to the NOP	instruction.	
RAR (Rota	te Accumulator Right)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 1 0 1 0 1 D to	words	cycles			
	16	1	1	0/1	-	
Operation:	⊢ CY → A3A2A1A0	Grouping:	Arithmetic	operation		
		Description: Rotates 1 bit of the contents of register A in-				
			-	e contents	of carry flag CY to the	
			right.			
RB j (Rese	t Bit)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	words	cycles			
		1	1	-	-	
Operation:	(Mj(DP)) ← 0	Grouping:	Bit operation	on		
-	j = 0 to 3				ts of bit j (bit specified	
			by the va	lue j in th	e immediate field) of	
			M(DP).			

RC (Reset	Carry flag)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 1 1 0 2 0 0 16	1	1	0	-
Operation:	$(CY) \gets 0$	Grouping:	Arithmetic Clears (0)		a CV
		Description		to carry ha	y C I.
RCP (Rese	et Port C)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	<u> </u>	1	1	-	_
Operation:	$(C) \gets 0$	Grouping:	Input/Outp		n
				-	
RD (Reset Instruction	port D specified by register Y)	Number of	Number of		Olvin son dition
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles	Flag CY	Skip condition
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp		
	However, (Y) = 0 to 5	Description Note:	Set 0 to 5 t ports (Do–l When valu	o register D5). es except instructio	D specified by register Y. Y because port D is six above are set to regis- n is equivalent to the
RT (ReTur	n from subroutine)				
Instruction code	D9 D0 0 0 1 0 0 1 0 0 0 1 0 0 0 4 4 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	2	-	-
Operation:	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Description	Return ope Returns f called the	rom subro	putine to the routine

RTI (ReTur	n from Interrupt)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 0 1 1 0 2 0 4 6 16	words 1	cycles 1	_	
Operation:	$(PC) \gets (SK(SP))$	Grouping:	Return ope		
	$(SP) \leftarrow (SP) - 1$	Description			upt service routine to
			main routir		
					f data pointer (X, Y, Z),
				•	, NOP mode status by ption of the LA/LXY in-
					and register B to the
			states just	-	•
RTS (ReTu	rn from subroutine and Skip)		-		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	- 3 -	
	0 0 0 1 0 0 1 0 1 2 0 4 3 16	1	2	-	Skip at uncondition
Operation:	$(PC) \gets (SK(SP))$	Grouping:	Return ope		
	$(SP) \leftarrow (SP) - 1$	Description			outine to the routine , and skips the next in-
			struction a		•
			on donom a	t unoonant	
SB j (Set B	it)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	words	cycles		
		1	1	-	-
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation	on	
•	j = 0 to 3	Description			of bit j (bit specified by
			the value j	in the imm	ediate field) of M(DP).
SC (Set Ca	rry flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	0	
	0 0 0 0 0 0 1 1 1 2 0 0 7 16	1	1	1	_
Operation:	(CY) ← 1	Grouping:	Arithmetic	operation	
•			: Sets (1) to	-	CY.

SCP (Set F	Port C)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 1 1 0 1 2 8 D 16	words	cycles			
		1	1	-	-	
Operation:	(C) ← 1	Grouping:	Input/Outp	ut operatio	n	
			: Sets (1) to			
SD (Set po	rt D specified by register Y)					
Instruction		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 0 1 0 1 2 0 1 5 16	words	cycles 1			
			I	_	_	
Operation:	$(D(Y)) \leftarrow 1$	Grouping:	Input/Outp			
	(Y) = 0 to 5	Description Note:			D specified by register Y. Y because port D is six	
		Note:	ports (D0-l			
					above are set to regis-	
			NOP instru		is equivalent to the	
· · · ·	p Equal, Accumulator with immediate data n)	I				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition	
coue	0 0 0 0 1 0 1 0 1 0 1 2 0 2 5	2	2	_	(A) = n	
	0 0 0 1 1 1 n n n ₂ 0 7 n ₁₆					
		Grouping:	Compariso			
Operation:	(A) = n ? n = 0 to 15	Description	•		uction when the con- equal to the value n in	
			the immed	-		
					struction when the con-	
			tents of reg		not equal to the value n	
SEAM (Ski	p Equal, Accumulator with Memory)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	0		
	16	1	1	-	(A) = (M(DP))	
Operation:	(A) = (M(DP)) ?	Grouping:	Compariso	n operatio	n	
•		Description			uction when the con-	
				gister A is e	equal to the contents of	
			M(DP).	he nevt inc	struction when the con-	
					is not equal to the	
			contents of	-		

SNZ0 (Skip	if Non Zero condition of external 0 interrupt reques	t flag)			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 0 0 0 2 0 3 0 16	1	1	-	V10 = 0: (EXF0) = 1
Operation:	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP (V10 : bit 0 of the interrupt control register V1)	Grouping: Description	when exter is "1." After flag. Wher the next in	= 0 : Skip rnal 0 inter r skipping, n the EXF struction. = 1 : This	os the next instruction rupt request flag EXF0 clears (0) to the EXF0 0 flag is "0," executes s instruction is equiva- uction.
SNZAD (SI	kip if Non Zero condition of A-D conversion completi				
Instruction code	D9 D0 1 0 1 0 0 0 0 1 1 1 2 2 8 7 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	V22 = 0: (ADF) = 1
Operation:	V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP (V22 : bit 2 of the interrupt control register V2)	Grouping: A-D conversion operation Description: When V22 = 0 : Skips the next instruction when A-D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction.			
	kip if Non Zero condition of Port C)	I			
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(C) = 1
Operation:	(C) = 1 ?	Grouping: Input/Output operation Description: Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0."			
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input	pin)			
Instruction code	D9 D0 0 0 0 0 1 1 1 0 1 0 0 0 3 A 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 0 1 0 2 0 3 A 16	1	1	-	I12 = 0 : (INT) = "L" I12 = 1 : (INT) = "H"
Operation:	I12 = 0 : (INT) = "L" ? I12 = 1 : (INT) = "H" ? (I12 : bit 2 of the interrupt control register I1)	Grouping: Interrupt operation Description: When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H." When I12 = 1 : Skips the next instruction when the level of INT pin is "H." When I12 = 1 : Skips the next instruction when the level of INT pin is "H." When I12 = 1 : Skips the next instruction when the level of INT pin is "H." when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "H."			

SNZP (Skip	o if Non Zero condition of Power down flag)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	_	(P) = 1
Operation: SNZT1 (Sk	(P) = 1 ? ip if Non Zero condition of Timer 1 inerrupt request :	Grouping: Description	"1". After skip changed.	next instruction ping, the	ction when the P flag is P flag remains un- nstruction when the P
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 0 0 0 0 0 ₂ 2 8 0 ₁₆	words 1	cycles 1	-	V12 = 0: (T1F) = 1
Operation:	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1: SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	Grouping:Timer operationDescription:When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction.			
SNZT2 (Sk	ip if Non Zero condition of Timer 2 inerrupt request	flag)			
Instruction code	D9 D0 1 0 1 0 0 0 0 0 0 1 2 2 8 1 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	V13 = 0: (T2F) = 1
Operation:	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	Grouping: Timer operation Description: When V13 = 0 : Skips the next instruction when timer 2 interrupt request flag T2F "1." After skipping, clears (0) to the T2 flag. When the T2F flag is "0," executes to next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction.			pt request flag T2F is clears (0) to the T2F lag is "0," executes the s instruction is equiva-
	o if Zero, Bit)	I			
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 0 0 j j ₂ 0 2 j ₁₆	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0 ? j = 0 to 3	Grouping: Description	tents of bit the immed	next instr t j (bit spe iate field) o he next ins	uction when the con- cified by the value j in of M(DP) is "0." struction when the con- b is "1."

SZC (Skip	if Zero, Carry flag)						
Instruction code	D9 D0 D0 0 0 1 0 1 1 1 1 0 0 2 F 10	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 1 0 1 1 1 2 0 2 1 16	1	1	-	(CY) = 0		
Operation:	(CY) = 0 ?	Grouping: Description	tents of ca After skip changed.	next instr rry flag CY ping, the he next ins	CY flag remains un- struction when the con-		
SZD (Skip	if Zero, port D specified by register Y)						
Instruction code	D9 D0 0 0 0 1 0 0 1 0 0 2 4 16	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 1 0 1 0 1 1 ₂ 0 2 B ₁₆	2	2	-	(D(Y)) = 0 (Y) = 0 to 5		
Operation:	(D(Y)) = 0 ?	Grouping:	Input/Outp				
	(Y) = 0 to 5	Description	•				
		D specified by register Y is "0." Executes t next instruction when the bit is "1."					
		Note: Set 0 to 5 to register Y because port			Y because port D is six		
				0–D5). When values except above			
					Y, this instruction is		
TAAD (Tree			-	to the NO	P instruction.		
	nsfer data to timer 1 and register R1 from Accumula	-			Olvin condition		
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	-	_		
Operation:	$(T17-T14) \leftarrow (B)$	Grouping:	Timer oper				
	$(R17-R14) \leftarrow (B)$	Description			nts of register B to the		
	(T13–T10) ← (A) (R13–R10) ← (A)		high-order 4 bits of timer 1 and timer 1 re- load register R1. Transfers the contents of				
	$(K13-K10) \leftarrow (R)$		-	register A to the low-order 4 bits of timer 1			
			and timer				
T2AB (Tra	nsfer data to timer 2 and register R2 from Accumula	tor and reg	ister B)				
Instruction code	D9 D0 1 0 0 0 1 1 0 0 0 1 2 3 1 46	Number of words	Number of cycles	Flag CY	Skip condition		
	<u> </u>	1	1	-	-		
Operation:	$(T27\text{-}T24) \leftarrow (B)$	Grouping:	Timer oper				
	$(R27-R24) \leftarrow (B)$	Description			nts of register B to the		
	(T23−T20) ← (A)		0		imer 2 and timer 2 re-		
	(R23–R20) ← (A)		register A	to the low-	order 4 bits of timer 2		
			and timer 2		yisidi riz.		

TAB (Trans	sfer data to Accumulator from register B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 1 0 ₂ 0 1 E ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (B)$	Grouping:	Other oper	ation	
					ts of register B to reg-
			ister A.		
	nsfer data to Accumulator and register B from timer	1)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	1 lag 01	Onp condition
		1	1	-	_
Operation:	$(B) \leftarrow (T17 - T14)$	Grouping:	Timer oper		
	(A) ← (T13–T10)	Description		-	der 4 bits (T17–T14) of
			timer 1 to r	0	der 4 bits (T13–T10) of
			timer 1 to r		
				0	
TAB2 (Trar	nsfer data to Accumulator and register B from timer 2	2)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1 ₂ 2 7 1 ₁₆	words	cycles		
		1	1	-	-
Operation:	(B) ← (T27–T24)	Grouping:	Timer oper	ation	
	(A) ← (T23–T20)	Description			der 4 bits (T27–T24) of
			timer 2 to r	-	
					der 4 bits (T23-T20) of
			timer 2 to r	egister A.	
	ansfer data to Accumulator and register B from regi	stor AD)			
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lag o i	Chip condition
		1	1	-	-
Operation:	In A-D conversion mode (Q13 = 0),	Grouping:	A-D conver	sion opera	ation
Operation.	$(B) \leftarrow (AD9-AD6)$	Description:			mode (Q13 = 0), trans-
	$(A) \leftarrow (AD5-AD2)$		-		its (AD9-AD6) of register
	In comparator mode (Q13 = 1),		-		the middle-order 4 bits
	$(B) \leftarrow (AD7\text{-}AD4)$,	0	AD to register A. In the $3 = 1$, transfers the high-
	$(A) \leftarrow (AD3\text{-}AD0)$		•	•) of comparator register
	(Q13 : bit 3 of A-D control register Q1)				low-order 4 bits (AD3-
			-		gister to register A.

TABE (Trai	nsfer data to Accumulator and register B from regist	er E)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 <u>1</u> 0 <u>2</u> 0 <u>2</u> A ₁₆	1	1	-	
Operation:	(B) ← (E7–E4)	Grouping:	Register to	register ti	ransfer
oporationi	$(A) \leftarrow (E_3 - E_0)$				order 4 bits (E7–E4) of
				-	B, and low-order 4 bits
			of register	-	
TABP p (Ti	ransfer data to Accumulator and register B from Pro	gram mem	ory in page	e p)	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 0 p4 p3 p2 p1 p0 2 0 8 p 16	words	cycles		
		1	3	-	-
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Arithmetic	operation	
Operation.	$(SF) \leftarrow (SF) + 1$ $(SK(SP)) \leftarrow (PC)$	Description			o register B and bits 3 to
	$(PCH) \leftarrow p$				bits 7 to 0 are the ROM
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$,	DR2 DR1 DR0 A3 A2 A1 sters A and D in page p.
	$(B) \leftarrow (ROM(PC))^{7-4}$	Note: p is 0 to 15 for M34502M2, a			
	$(A) \leftarrow (ROM(PC))_{3-0}$		for M34502	2M4/E4.	
	$(PC) \leftarrow (SK(SP))$				is executed, be careful
	$(SP) \leftarrow (SP) - 1$		stack regis		ck because 1 stage of
TAD (Trans	sfer data to Accumulator from register D)				··
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	, age a	
	<u> </u>	1	1	-	_
Operation:	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$	Grouping:	Register to	register ti	ransfer
•	$(A_3) \leftarrow 0$	Description			nts of register D to the
			low-order 3	3 bits (A2-	Ao) of register A.
		Note:	When this	instructio	on is executed, "0" is
			stored to the	ne bit 3 (Aa	3) of register A.
	ansfer data to register AD from Accumulator from re	, , , , , , , , , , , , , , , , , , ,		1	
Instruction		Number of	Number of	Flag CY	Skip condition
code	$1 0 0 1 1 1 1 2 2 3 9_{16}$	words	cycles		
		1	1	-	-
Operation:	$(AD7-AD4) \leftarrow (B)$	Grouping:	A-D conve		
oporanom	$(AD3-AD0) \leftarrow (A)$	Description			mode $(Q13 = 0)$, this into the NOP instruction.
					node (Q13 = 1), trans-
				•	of register B to the
			high-order	4 bits (AD	07–AD4) of comparator
					ntents of register A to
			the low-ord tor register	•	AD3-AD0) of compara-
			•		ontrol register Q1)

TAI1 (Trans	sfer data to Accumulator from register I1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 1 1 ₂ 2 5 3 ₁₆	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (I1)$	Grouping:	Interrupt o	peration	
		Description	: Transfers	the conter	nts of interrupt control
			register I1	to register	Α.
TAKO (Tran	nsfer data to Accumulator from register K0)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	$\begin{bmatrix} 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\ \end{bmatrix} \begin{bmatrix} 2 & 5 & 6 \\ 1 & 0 & 0 & 0 \end{bmatrix} _{16}$	words	cycles	i lug o i	Chip condition
		1	1	-	_
Operation:	$(A) \leftarrow (K0)$	Grouping:	Input/Outp		
		Description			nts of key-on wakeup
			control reg	ister KU to	register A.
TAK1 (Trar	nsfer data to Accumulator from register K1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		-
		1	1	-	-
Operation:	(A) ← (K1)	Grouping:	Input/Outp	ut operatio	n
operation					nts of key-on wakeup
			control reg	ister K1 to	register A.
· · · ·	nsfer data to Accumulator from register K2)	Number	Number of		
Instruction code		Number of words	cycles	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 1 <u>0</u> 2 2 5 A ₁₆	1	1	_	
Operation:	$(A) \leftarrow (K2)$	Grouping:	Input/Outp		
		Description			nts of key-on wakeup
			control reg	ister K2 to	register A.

nsfer data to Accumulator from register LA)				
D9 D0 1 0 0 1 0 0 1 0 1 2 4 9	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-
(A3, A2) ← (AD1, AD0) (A1, A0) ← 0	Grouping: Description Note:	Transfers t register AD of register After this	he low-ord) to the hig A. instructio	
nsfer data to Accumulator from Memory)	•			
D9 D0 1 0 1 1 0 0 i i i i 2 C i	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	_
$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	Grouping: RAM to register transfer Description: After transferring the contents of M(DP) register A, an exclusive OR operation performed between register X and the valu j in the immediate field, and stores the result in register X.			e contents of M(DP) to sive OR operation is egister X and the value
nsfer data to Accumulator from register MR)				
D9 D0 1 0 0 1 0 1 0 0 1 0 2 5 2	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	_
(A) ← (MR)		: Transfers t	he conten	ts of clock control reg-
nsfer data to Accumulator from register Q1)				
	Number of words	Number of cycles	Flag CY	Skip condition
	1	1	-	-
(A) ← (Q1)	Grouping: Description	: Transfers t	he conten	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c } \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 &$	$\begin{array}{ c c c c c c }\hline \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ \hline 1 & 1 & 1 & - \\ \hline \hline 1 & 1 & 1 & - \\ \hline \hline 1 & 1 & 1 & - \\ \hline \hline 1 & 1 & 1 & - \\ \hline \hline 1 & 1 & 1 & - \\ \hline \hline \hline 1 & 1 & 0 & 0 & 0 & 0 \\ \hline \hline 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline \hline 1 & 0 & 1 & 0 & 0 & j & j & j & j & 2 & 2 & C & j & 16 \\ \hline \hline \hline 1 & 0 & 1 & 1 & 0 & 0 & j & j & j & j & 2 & 2 & C & j & 16 \\ \hline \hline \hline \hline 1 & 0 & 1 & 1 & 0 & 0 & j & j & j & j & 2 & 2 & C & j & 16 \\ \hline \hline \hline \hline \hline \hline 1 & 0 & 1 & 0 & 0 & j & j & j & j & 2 & 2 & C & j & 16 \\ \hline \hline \hline \hline \hline \hline \hline (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X) E X OR(j) \\ j & = 0 to 15 \\ \hline \hline \hline \hline D9 & D0 \\ \hline \hline \hline \hline 0 & D0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ \hline \hline \hline 0 & 0 & 0 & 1 & 0 & 0 & 2 \\ \hline \hline \hline 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ \hline \hline \hline 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline 0 & 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline \hline 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline 0 & 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline \hline \hline 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline \hline \hline 0 & 0 & 0 & 0 \\ \hline \hline \hline \hline \hline 0 & 0 & 0 & 0 \\ \hline \hline$

TASP (Trar	nsfer data to Accumulator from Stack Pointer)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 0 0 0 0 16	words	cycles		
		1	1	-	-
Operation:	$(A_2 - A_0) \leftarrow (SP_2 - SP_0)$	Grouping:	Register to	register tr	ansfer
•	$(A_3) \leftarrow 0$				ts of stack pointer (SP)
			to the low-	order 3 bit	s (A2–A0) of register A.
		Note:			n is executed, "0" is
			stored to th	ne bit 3 (Aa	 of register A.
TAV1 (Tran	sfer data to Accumulator from register V1)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	T lag CT	Skip condition
	0 0 0 1 0 1 0 1 0 0 2 0 5 4 16	1	1	_	_
0		- ·			
Operation:	$(A) \leftarrow (V1)$	Grouping:	Interrupt op		nts of interrupt control
		Description	register V1		
			regiotor vi	to regioto	
TAV2 (Tran	sfer data to Accumulator from register V2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 5 5	words	cycles		
		1	1	-	-
Operation:	$(A) \leftarrow (V2)$	Grouping:	Interrupt or	peration	
		Description	: Transfers	the conter	nts of interrupt control
			register V2	to registe	r A.
TAW1 (Tran	nsfer data to Accumulator from register W1)				
Instruction		Number of	Number of	Flag CY	Skip condition
code		words	cycles	i lug o i	Chip condition
		1	1	-	_
Operation:	$(A) \leftarrow (W1)$	Grouping:	Timer oper		
operation					ts of timer control reg-
		Description	ister W1 to		

TAW2 (Tra	nsfer data to Accumulator from register W2)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 0 0 2 2 4 C 16	words 1	cycles 1	_	_	
Operation:	$(A) \leftarrow (W2)$	Grouping:	Timer oper			
		Description	: Transfers f		ts of timer control reg-	
TAW6 (Tra	nsfer data to Accumulator from register W6)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 1 0 0 0 0 0 2 2 5 0	words 1	cycles 1	-		
Operation:	(A) ← (W6)	Grouping:	Timer oper	ation		
operation.	$(\Lambda) \leftarrow (WO)$	Description			ts of timer control reg-	
			ister W6 to	o register A.		
	fer data to Accumulator from register X)			, ,		
Instruction		Number of words	Number of	Flag CY	Skip condition	
code	0 0 0 1 0 1 0 1 0 2 0 5 2 16	1	cycles 1	-	_	
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to	register tra	ansfer	
operation.	$(n) \leftarrow (n)$	Description				
			ister A.			
	fer data to Accumulator from register Y)		T			
Instruction		Number of words	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 1 1 1 ₂ 0 1 F ₁₆	1	cycles 1	-	_	
Operation:	$(A) \leftarrow (Y)$	Grouping:	Register to	register tr	ansfer	
		Description	-	-	s of register Y to regis-	

TAZ (Trans	fer data to Accumulator from register Z)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0	words 1	cycles 1	-	_
Operation:	$(A1, A0) \leftarrow (Z1, Z0)$ $(A3, A2) \leftarrow 0$	Grouping: Description Note:	low-order 2 After this	the conter 2 bits (A1, / instructio	tansfer tts of register Z to the A0) of register A. n is executed, "0" is rder 2 bits (A3, A2) of
TBA (Trans	sfer data to register B from Accumulator)				
Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition
	16 0 0 0 0 0 0 1 1 0 2 0 0 1 16	1	1	-	_
Operation:	(B) ← (A)	Grouping: Description	Register to Transfers t ter B.		ansfer s of register A to regis-
TDA (Trans	sfer data to register D from Accumulator)	1			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 2 0 2 9	1	1	-	-
Operation:	(DR2–DR0) ← (A2–A0)	Grouping: Description		the conter	ansfer nts of the low-order 3 er A to register D.
TEAB (Tra	nsfer data to register E from Accumulator and regist	er B)			
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	0 0 0 0 0 1 1 0 1 0 ₂ 0 1 A ₁₆	1	1	-	-
Operation:	(E7–E4) ← (B) (E3–E0) ← (A)	Grouping: Description	high-order	the conter 4 bits (E3- ts of regist	nts of register B to the -E0) of register E, and er A to the low-order 4

TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
	<u> </u>	1	1	-	-
Operation:	$(I1) \leftarrow (A)$	Grouping:	Interrupt o	peration	
•					ts of register A to inter-
			rupt contro	I register I	1.
TK0A (Trai	nsfer data to register K0 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 1 0 1 1 2 2 1 B 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(K0) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to key-
			on wakeup	control re	gister K0.
	asfor data to register K1 from Accumulator)				
Instruction	nsfer data to register K1 from Accumulator)	Number of	Number of		Chip condition
code		words	cycles	Flag CY	Skip condition
COUE	1 0 0 0 0 1 0 1 0 ₂ 2 1 4 ₁₆	1	1	-	-
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
•		Description			ts of register A to key-
			on wakeup	control re	gister K1.
TK2A (Trai	nsfer data to register K2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	5	•
	· · · · · · · · · · · · · · · · · · ·	1	1	-	-
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	'n
		Description			ts of register A to key-
			on wakeup	control re	gister K2.

TMA j (Trai	nsfer data to Memory from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 1 1 j j j j 2 2 B j 16	words 1	cycles 1	_	
Operation:	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15	Grouping: Description	to M(DP), a formed be	ferring the an exclusiv tween regi ediate field	fer contents of register A ve OR operation is per- ister X and the value j d, and stores the result
TMRA (Tra	nsfer data to register MR from Accumulator)				
Instruction code		Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(MR) ← (A)	Grouping: Description	Other oper Transfers t control reg	the content	ts of register A to clock
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	1	1	-	-
Operation:	(PU0) ← (A)	Grouping: Description	Input/Outp Transfers up control	the conten	ts of register A to pull-
TPU1A (Tra	ansfer data to register PU1 from Accumulator)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 0 1 0 1 1 0 <u>1</u> 2 2 <u>2</u> <u>E</u> 16	1	1	-	-
Operation:	(PU1) ← (A)	Grouping: Description	Input/Outp Transfers up control	the conten	ts of register A to pull-

TPU2A (Tra	ansfer data to register PU2 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 1 0 1 1 1 1 2 2 2 F 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(PU2) \gets (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers t up control		ts of register A to pull- J2.
TQ1A (Trar	nsfer data to register Q1 from Accumulator)				
Instruction code	D9 D0 1 0 0 0 0 0 1 0 0 2 0 4 40	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(Q1) \leftarrow (A)$	Grouping:	A-D conve	rsion opera	ation
		Description	: Transfers		its of register A to A-D
TR1AB (Tra	ansfer data to register R1 from Accumulator and reg	jister B)			
Instruction code	D9 D0 1 0 0 0 1 1 1 1 1 1 2 2 3 F 10	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(R17−R14) ← (B)	Grouping:	Timer oper	ation	
	(R13–R10) ← (A)	Description	high-order ter R1, and	4 bits (R1 d the conte	nts of register B to the 7–R14) of reload regis- ents of register A to the 8–R10) of reload regis-
TV1A (Trar	sfer data to register V1 from Accumulator)				
Instruction code	D9 D0 0 0 0 0 1 1 1 1 1 1 0 0 3 F 16	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 1 1 1 1 1 1 2 0 3 1 16	1	1	-	-
Operation:	$(V1) \leftarrow (A)$	Grouping: Description		he content	ts of register A to inter-
			rupt contro	i register \	/1.

TV2A (Tran	nsfer o	data	a to	reç	jist€	er V	/2 fr	om	Aco	cum	ula	tor)									
Instruction	D9									D0						Number of	Number of	Flag CY	Skip condition			
code	0	0	0	0	1	1	1	1	1	0	[0	3	Е]	words	cycles					
		•	0	•				<u> </u>			2	•	U	-	16	1	1	-	-			
Operation:	(V2) ·	() →	A)													Grouping:	Interrupt o	peration				
-																Description: Transfers the contents of register A to inter-						
															rupt contro	l register ∖	/2.					
TW1A (Tra	nsfer	dat	a to) re	aist	er \	W1	fron	n Ad	ccur	nu	lato	or)									
Instruction	D9	uut		/10	9101					Do		late	,,,			Number of	Number of	Flag CY	Skip condition			
code		0	0	0	0	0	1	1	1	0	[2	0	Е	1	words	cycles	i lag o i	entp contaition			
		0	0	0		0	1	-	1	0	2	2	0	L	16	1	1	-	-			
Operation:	(W1)	← (A)													Grouping:	Timer oper	ration				
-																			ts of register A to timer			
																	control reg	ister W1.				
TW2A (Tra	nsfer	dat	a to	o re	gist	ter \	W2	fron	n Ao	ccur	nu	lato	or)									
Instruction	D9				<u> </u>					D0			,			Number of	Number of	Flag CY	Skip condition			
code		0	0	0	0	0	1	1	1	1	[2	0	F]	words	cycles		•			
		•	•			•					2	-	•	•	16	1	1	-	-			
Operation:	(W2)	← (A)													Grouping:	Timer oper	ration				
																Description	: Transfers	the conten	ts of register A to timer			
																	control reg	ister W2.				
TW6A (Tra	nsfer	dat	a to	o re	gist	ter \	W6	fron	n Ao	ccur	nu	lato	or)									
Instruction code	D9	0	0	0	0	1	0	0	1	D0	[2	1	3]	Number of words	Number of cycles	Flag CY	Skip condition			
		0	0	0		1	0	0	1	•	2	2	•	5	16	1	1	-	_			
Operation:	(W6)	← (A)													Grouping:	Timer oper	ration				
																Description	: Transfers t control reg		ts of register A to timer			

TYA (Trans	fer data to register Y from Accumulator)				
Instruction	D9 D0 0 0 0 0 1 1 0 0 0 0 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(Y) \gets (A)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers t ter Y.	he content	ts of register A to regis-
WRST (Wa	tchdog timer ReSeT)				
Instruction code	D9 D0 1 0 1 0 1 0 0 0 0 0 2 A 0 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	(WDF1) = 1
Operation:	(WDF1) = 1 ?	Grouping:	Other oper		
	After skipping, (WDF1) \leftarrow 0	Description	timer flag V (0) to the V is "0," exe stops the v	WDF1 is "1 WDF1 flag cutes the vatchdog t e WRST in	uction when watchdog ." After skipping, clears . When the WDF1 flag next instruction. Also, imer function when ex- nstruction immediately uction.
XAM j (eXo	change Accumulator and Memory data)	i			
Instruction code	D9 D0 1 0 1 1 0 1 j j j 2 2 D j 16	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	_
Operation:	$\begin{array}{l} (A) \longleftrightarrow (M(DP))\\ (X) \hookleftarrow (X) EXOR(j)\\ j=0 \text{ to } 15 \end{array}$	Grouping: Description	with the co OR operat ter X and t	nanging th intents of r ion is perf he value j	efer ee contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X.
XAMD j (ez	Kchange Accumulator and Memory data and Decrer	nent registe	er Y and sk	ip)	
Instruction code	D9 D0 1 0 1 1 1 j j j j 2 F j 46	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	(Y) = 15
Operation:	$\begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	Grouping: Description	with the co OR operat ter X and t and stores Subtracts As a resul tents of reg is skipped.	ianging th ntents of r ion is perf he value j the result t from the t of subtra gister Y is When the	fer e contents of M(DP) egister A, an exclusive ormed between regis- in the immediate field, in register X. contents of register Y. action, when the con- 15, the next instruction c contents of register Y struction is executed.

XAMI j (eX	change Accumulator and Memory data and Increme	nt register `	Y and skip)								
Instruction	D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	Number of	Number of	Flag CY	Skip condition							
code		words	cycles									
		1	1	-	(Y) = 0							
Operation	$(\Lambda) \leftarrow (M(DP))$	Grouping:	RAM to reg	RAM to register transfer								
Operation:	Description: After exchanging the c											
	$(X) \leftarrow (X) EXOR(j)$				egister A, an exclusive							
	j = 0 to 15				formed between regis-							
	$(Y) \leftarrow (Y) + 1$				in the immediate field,							
					in register X.							
					ts of register Y. As a re-							
				sult of addition, when the contents of register Y is 0, the next instruction is								
			skipped. when the contents of register Y is not 0, the next instruction is executed.									

HARDWARE INSTRUCTIONS

Ν			Instruction code													<u> </u>		
Parameter						In	stru	ction	cod	e					umber of words	umber of cycles	Function	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otati	cimal on	Number of words	Number cycles		
	ТАВ	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)	
	тва	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)	
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$	
	ТҮА	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$	
ransfer	ТЕАВ	0	0	0	0	0	1	1	0	1	0	0	1	A	1	1	$ \begin{array}{l} (E7-E4) \leftarrow (B) \\ (E3-E0) \leftarrow (A) \end{array} $	
egister t	TABE	0	0	0	0	1	0	1	0	1	0	0	2	A	1	1	(B) ← (E7–E4) (A) ← (E3–E0)	
r to re	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$	
Register to register transfer	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	(A2–A0) ← (DR2–DR0) (A3) ← 0	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$\begin{array}{l} (A1, A0) \leftarrow (Z1, Z0) \\ (A3, A2) \leftarrow 0 \end{array}$	
	ТАХ	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$	
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$	
	LXY x, y	1	1	Х3	X 2	X1	X 0	уз	y2	y1	у0	3	х	у	1	1	$ \begin{array}{l} (X) \leftarrow x \ x = 0 \ \text{to} \ 15 \\ (Y) \leftarrow y \ y = 0 \ \text{to} \ 15 \end{array} $	
resses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	$(Z) \leftarrow z \ z = 0 \text{ to } 3$	
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$	
Ľ.	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$	
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$\begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
transfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array}$	
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array}$	
RAN	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array}$	
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Skip condition	Carry flag CY	Datailed description
_	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of register B to the high-order 4 bits (E ₃ –E ₀) of register E, and the contents of register A to the low-order 4 bits (E ₃ –E ₀) of register E.
-	-	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to regis ter A.
-	-	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A1, A0) of register A.
_	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2-A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in struction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per formed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15 the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is per formed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next in struction is skipped. when the contents of register Y is not 0, the next instruction is executed.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

HARDWARE INSTRUCTIONS

Parameter		Instruction code											er of Is	er of			
Type of structions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number o words	Number of cycles	Function
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	0	1	0	0	p4	рз	p2	p1	po	0	8 +r		1		$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow p (\text{Note}) \\ (\text{PCL}) \leftarrow (\text{DR}2\text{-}\text{DR}0, \text{A}3\text{-}\text{A}0) \\ (\text{B}) \leftarrow (\text{ROM}(\text{PC}))7\text{-}4 \\ (\text{A}) \leftarrow (\text{ROM}(\text{PC}))3\text{-}0 \\ (\text{PC}) \leftarrow (\text{SK}(\text{SP})) \\ (\text{SP}) \leftarrow (\text{SP}) - 1 \end{array}$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	A	1	1	$(A) \gets (A) + (M(DP))$
ration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	An	0	0	0	1	1	0	n	n	n	n	0	6	n	1		(A) ← (A) + n n = 0 to 15
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) AND (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) \; OR \; (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	$(CY) \leftarrow 0$
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1		(Mj(DP)) ← 0 j = 0 to 3
Bit o _l	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
Comparison operation	SEA n	0 0	0 0	0 0	0 1	1 1	0 1	0 n	1 n	0 n	1 n		2 7		2	2	(A) = n ? n = 0 to 15

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Note : p is 0 to 15 for M34502M2, p is 0 to 31 for M34502M4/E4.

Skip condition	Carry flag CY	Datailed description
Continuous description	-	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in ad- dress (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
-	_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY re- mains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	-	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the re- sult in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field. field.

HARDWARE

Parameter						In	stru	ctior	l cod	le					er of Is	er of es		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			ecimal ition	Number of words	Number o cycles	Function	
	Ва	0	1	1	a 6	a5	a 4	аз	a2	a 1	a0	1	8 +	a a	1	1	(PCL) ← a6–a0	
ation	BL p, a	0	0	1	1	1	p4	рз	p2	p1	p0	0	E +	р р	2	2	(PCH) ← p (Note) (PCL) ← a6–a0	
Branch operation		1	0	0	a 6	a5	a 4	аз	a2	aı	a0	2	а	а				
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)	
		1	0	0	р4	0	0	рз	p2	p1	p0	2	р	р				
c.	BM a	0	1	0	a 6	a 5	a4	a 3	a 2	a 1	a 0	1	а	а	1	1	$\begin{array}{l} (\text{SP}) \leftarrow (\text{SP}) + 1 \\ (\text{SK}(\text{SP})) \leftarrow (\text{PC}) \\ (\text{PCH}) \leftarrow 2 \\ (\text{PCL}) \leftarrow a6{-}a0 \end{array}$	
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	рı	p0	0	C +	р р	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$	
outine		1	0	0	a 6	a 5	a 4	аз	a2	a 1	a0	2	а	а			$(PCL) \leftarrow a6-a0$	
Subr	BMLA p	0	0	0	0	1	1	0	0	0	0			0	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	
		1	0	0	р4	0	0	рз	p2	p1	p0	2	р	р			$\begin{array}{l} (PCH) \leftarrow p \; (Note) \\ (PCL) \leftarrow (DR2DR0, A3A0) \end{array}$	
	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	$\begin{array}{l} (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \end{array}$	
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1	
Retu	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1	

MACHINE INSTRUCTIONS (continued)

Note : p is 0 to 15 for M34502M2, p is 0 to 31 for M34502M4/E4.

HARDWARE INSTRUCTIONS

Skip condition	Carry flag CY	Datailed description
-	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	-	Call the subroutine : Calls the subroutine at address a in page p.
_		Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
		Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous de- scription of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

HARDWARE INSTRUCTIONS

\	INE INS					•		ction				-0)		.011	5	<u>ر</u>		
Parameter	Mnemonic						.5.1.0	0.01							ber ords	Number o cycles	Function	
Type of instructions		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		ade otati	cimal on	ν Nur	υn C		
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	$(INTE) \leftarrow 0$	
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1	
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP	
ation	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	A	1	1	l12 = 0 : (INT) = "L" ?	
Interrupt operation																	I12 = 1 : (INT) = "H" ?	
nterru	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	$(A) \leftarrow (V1)$	
-	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)	
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	$(A) \leftarrow (V2)$	
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	$(V2) \leftarrow (A)$	
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	$(A) \leftarrow (I1)$	
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)	
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	$(A) \leftarrow (W1)$	
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	$(W1) \leftarrow (A)$	
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	$(A) \leftarrow (W2)$	
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	$(W2) \leftarrow (A)$	
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	$(A) \leftarrow (W6)$	
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	$(W6) \leftarrow (A)$	
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	$\begin{array}{l} (B) \leftarrow (T17 - T14) \\ (A) \leftarrow (T13 - T10) \end{array}$	
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$\begin{array}{l} (T17-T14) \leftarrow (B) \\ (R17-R14) \leftarrow (B) \\ (T13-T10) \leftarrow (A) \\ (R13-R10) \leftarrow (A) \end{array}$	
Timer	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1		
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$	
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)	
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0 V12 = 1: SNZT1 = NOP	
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1: SNZT2 = NOP	

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

r		•
Skip condition	Carry flag CY	Datailed description
-	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	-	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	-	When $V10 = 0$: Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	-	When I12 = 0 : Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, I12 = 1		When I12 = 1 : Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1)
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
_	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Trans- fers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	-	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
-	-	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Trans- fers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
-	-	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the con- tents of register A to the low-order 4 bits (R13–R10) of reload register R1.
V12 = 0: (T1F) = 1	-	When $V12 = 0$: Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When $V12 = 1$: This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	_	When $V13 = 0$: Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When $V13 = 1$: This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)

HARDWARE INSTRUCTIONS

Parameter		ISTRUCTIONS (INDEX BY TYPES) (co				of	f											
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		Hexadecimal notation		Number of words	Number o cycles	Function	
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)	
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)	
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)	
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	$(P1) \leftarrow (A)$	
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$	
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P21, P20) ← (A1, A0)	
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A1, A0) ← (P31, P30) (A3, A2) ← 0	
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)	
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1	
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$\begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 5 \end{array}$	
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ (Y) = 0 to 5	
	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ? (Y) = 0 to 5	
ation		0	0	0	0	1	0	1	0	1	1	0	2	В				
opera	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1	
Itput	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	$(C) \leftarrow 0$	
Input/Output operation	SNZCP	1	0	1	0	0	0	1	0	0	1	2	8	9	1	1	(C) = 1?	
	IAK	1	0	0	1	1	0	1	1	1	1	2	6	F	1	1	(A0) ← (K) (A3–A1) ← 0	
	ОКА	1	0	0	0	0	1	1	1	1	1	2	1	F	1	1	$(K) \leftarrow (A_0)$	
	ТК0А	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)	
	ТАКО	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)	
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)	
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	$(A) \leftarrow (K1)$	
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	$(K2) \leftarrow (A)$	
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	А	1	1	$(A) \leftarrow (K2)$	
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	$(PU0) \leftarrow (A)$	
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	$(PU1) \leftarrow (A)$	
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	$(PU2) \leftarrow (A)$	

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

HARDWARE INSTRUCTIONS

Skip condition	Carry flag CY	Datailed description
-	-	Transfers the input of port P0 to register A.
-	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A.
-	-	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P2.
-	-	Transfers the input of port P3 to the low-order 2 bits (A1, A0) of register A.
-	_	Outputs the contents of the low-order 2 bits (A1, A0) of register A to port P3.
_	-	Sets (1) to port D.
-	-	Clears (0) to a bit of port D specified by register Y.
_	-	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 ? (Y) = 0 to 5	-	Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction when a bit of port D specified by register Y is "1."
-	_	Sets (1) to port C.
-	-	Clears (0) to port C.
(C) = 1	-	Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0."
_	-	Transfers the contents of port K to the bit 0 (Ao) of register A.
-	_	Outputs the contents of bit 0 (Ao) of register A to port K.
_	-	Transfers the contents of register A to key-on wakeup control register K0.
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
_	-	Transfers the contents of register A to key-on wakeup control register K2.
_	-	Transfers the contents of key-on wakeup control register K2 to register A.
_	-	Transfers the contents of register A to pull-up control register PU0.
-	-	Transfers the contents of register A to pull-up control register PU1.
-	-	Transfers the contents of register A to pull-up control register PU2.

HARDWARE

Parameter						In	stru	ction	cod	le					er of Is	er of	Function		
Type of nstructions	Mnemonic	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do		ade otat	cimal ion	Number (words	Number of cycles	Function		
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1	1	$\begin{array}{l} \mbox{In A-D conversion mode (Q13 = 0),} \\ (B) \leftarrow (AD9-AD6) \\ (A) \leftarrow (AD5-AD2) \\ \mbox{In comparator mode (Q13 = 1),} \\ (B) \leftarrow (AD7-AD4) \\ (A) \leftarrow (AD3-AD0) \end{array}$		
tion	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$ (A3, A2) \leftarrow (AD1, AD0) \\ (A1, A0) \leftarrow 0 $		
A-D conversion operation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$		
conver	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	$(A) \leftarrow (Q1)$		
A-D	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	$(Q1) \leftarrow (A)$		
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1	1	$(ADF) \leftarrow 0$ Q13 = 0: A-D conversion starting Q13 = 1: Comparator operation starting		
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP		
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	$(PC) \leftarrow (PC) + 1$		
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	RAM back-up However, voltage drop detection circuit is vali		
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	RAM back-up		
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF or POF2 instruction valid		
operation	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?		
er ope	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled		
Other	WRST	1	0	1	0	1	0	0	0	0	0	2	A	0	1	1	(WDF1) = 1, after skipping, $(WDF1) \leftarrow 0$		
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	А	1	1	Ceramic resonator selected		
	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillation selected		
	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$		
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	(MR) ← (A)		

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

<u> </u>	
Carry flag C	Datailed description
-	In the A-D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A-D control register Q1)
-	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	In the A-D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A-D control register Q1)
-	Transfers the contents of A-D control register Q1 to register A.
-	Transfers the contents of register A to A-D control register Q1.
-	Clears (0) to A-D conversion completion flag ADF, and the A-D conversion at the A-D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A-D control register Q1)
-	When V22 = 0 : Skips the next instruction when A-D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
-	No operation; Adds 1 to program counter value, and others remain unchanged.
-	Puts the system in RAM back-up state by executing the POF instruction after executing the EPOF instruc- tion. However, the voltage drop detection circuit is valid.
-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.
-	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
-	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."
-	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
-	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	Selects the ceramic resonance circuit and stops the ring oscillator.
-	Selects the RC oscillation circuit and stops the ring oscillator.
-	Transfers the contents of clock control register MR to register A.
-	Transfers the contents of register A to clock control register MR.

INSTRUCTION CODE TABLE

.00		001																
09-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–11
0	NOP	BLA	SZB 0	BMLA	_	TASP	A 0	LA 0	TABP 0	TABP 16*	-	-	BML	BML*	BL	BL*	вм	в
1	_	CLD	SZB 1	_	_	TAD	A 1	LA 1	TABP 1	TABP 17*	-	-	BML	BML*	BL	BL*	вм	В
2	POF	_	SZB 2	_	_	ТАХ	A 2	LA 2	TABP 2	TABP 18*	_	-	BML	BML*	BL	BL*	вм	В
3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3	TABP 19*	-	-	BML	BML*	BL	BL*	вм	В
4	DI	RD	SZD	_	RT	TAV1	A 4	LA 4	TABP 4	TABP 20*	-	-	BML	BML*	BL	BL*	вм	В
5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21*	_	_	BML	BML*	BL	BL*	вм	В
6	RC	-	SEAM	_	RTI	-	A 6	LA 6	TABP 6	TABP 22*	-	-	BML	BML*	BL	BL*	вм	в
7	SC	DEY	-	_	_	_	A 7	LA 7	TABP 7	TABP 23*	-	-	BML	BML*	BL	BL*	вм	в
8	POF2	AND	_	SNZ0	LZ 0	_	A 8	LA 8	TABP 8	TABP 24*	_	_	BML	BML*	BL	BL*	вм	В
9	_	OR	TDA	_	LZ 1	_	A 9	LA 9	TABP 9	TABP 25*	_	-	BML	BML*	BL	BL*	вм	В
А	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26*	_	_	BML	BML*	BL	BL*	вм	в
В	AMC	_	_	_	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27*	_	-	BML	BML*	BL	BL*	вм	В
С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28*	_	_	BML	BML*	BL	BL*	вм	В
D	-	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29*	_	_	BML	BML*	BL	BL*	вм	в
Е	ТВА	ТАВ	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30*	_	_	BML	BML*	BL	BL*	вм	В
F	-	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31*	-	_	BML	BML*	BL	BL*	вм	В
	99-D4 Hex. notation 0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 8 9 A B C D E	P9-D4 000000 Hex. 00 0 NOP 1 - 2 POF 3 SNZP 4 DI 5 EI 6 RC 7 SC 8 POF2 9 - A AM B AMC C TYA D - E TBA	P9-D4 000000 000001 Hex. 00 01 0 NOP BLA 1 - CLD 2 POF - 3 SNZP INY 4 DI RD 5 EI SD 6 RC - 7 SC DEY 8 POF2 AND 9 - OR A AM TEAB B AMC - C TYA CMA D - RAR E TBA TAB	D9-D4 000000 000001 000010 Hex. notation 00 01 02 0 NOP BLA SZB 0 1 - CLD SZB 1 2 POF - SZB 2 3 SNZP INY SZB 3 4 DI RD SZD 5 EI SD SEAN 6 RC - SEAM 7 SC DEY - 8 POF2 AND - 9 - OR TDA A AM TEAB TABE B AMC - - C TYA CMA - D - RAR - E TBA TAB -	Hex. motation 00 01 02 03 0 NOP BLA SZB 0 BMLA 1 - CLD SZB 1 - 2 POF - SZB 2 - 3 SNZP INY SZB 2 - 4 DI RD SZD - 5 EI SD SEAn - 6 RC - SEAM - 7 SC DEY - - 8 POF2 AND - SNZ0 9 - OR TDA - 8 POF2 AND - SNZ0 9 - OR TDA - A AM TEAB TABE SNZ10 B AMC - - - C TYA CMA - - D - RAR - -	P9-D4 000000 00001 00010 00010 00010 00010 00010 00010 00010 00010 00010 00010 00010 00010 00011 00010 00010 00011 0010 100 <th1< td=""><td>P9-D4 000000 000001 000011 000101 000101 000101 Hex. notation 00 01 02 03 04 05 0 NOP BLA SZB 0 BMLA - TASP 1 - CLD SZB 1 - - TAD 2 POF - SZB 2 - - TAX 3 SNZP INY SZB 3 - - TAX 4 DI RD SZD - RT TAV1 5 EI SD SEAn - RTS TAV2 6 RC - SEAM - RTI - 7 SC DEY - - - - 8 POF2 AND - SNZ0 LZ 0 - 9 - OR TDA - LZ 1 - AMM TEAB TABE <</td><td>P9-D4 000000 00001 00001 00001 00010 000110 000110 00110 000110 00110 00110 00110 00110 00110 100110 1 - CLD SZB - - RT TAV1 A A A A A A A A A A A A A A A</td><td>D9-D4 000000 000001 000010 000011 000101 000101 000111<!--</td--><td>Pg-D4 000000 00001 00001 000011 000101 000101 000111 00111 000111<td>Dep-D4 000000000000000000000000000000000000</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>Hex. 000000 000010 000110 000110 000111 001000 001010 001111 001000 0010010 001101 001100 001101 0010010 001101 001101 0010010 001101 001101 0010010 001101 001101 001001 001011 001001 00101</td><td>Pa-D4 000000 000001 000001 000001 000001 000101 000110 000111 001000 001001 001001 001101 001100 001001 001010 001101 001001 001010 001011 001001 001010 001011 001010 001011 001010<!--</td--><td>PD-D4 000000 00001 00001 00011 00011 00011 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00111 00111 00111 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 <t< td=""><td>Part Description <thd< td=""></thd<></td></t<></td></td></td></td></th1<>	P9-D4 000000 000001 000011 000101 000101 000101 Hex. notation 00 01 02 03 04 05 0 NOP BLA SZB 0 BMLA - TASP 1 - CLD SZB 1 - - TAD 2 POF - SZB 2 - - TAX 3 SNZP INY SZB 3 - - TAX 4 DI RD SZD - RT TAV1 5 EI SD SEAn - RTS TAV2 6 RC - SEAM - RTI - 7 SC DEY - - - - 8 POF2 AND - SNZ0 LZ 0 - 9 - OR TDA - LZ 1 - AMM TEAB TABE <	P9-D4 000000 00001 00001 00001 00010 000110 000110 00110 000110 00110 00110 00110 00110 00110 100110 1 - CLD SZB - - RT TAV1 A A A A A A A A A A A A A A A	D9-D4 000000 000001 000010 000011 000101 000101 000111 </td <td>Pg-D4 000000 00001 00001 000011 000101 000101 000111 00111 000111<td>Dep-D4 000000000000000000000000000000000000</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td><td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td><td>Hex. 000000 000010 000110 000110 000111 001000 001010 001111 001000 0010010 001101 001100 001101 0010010 001101 001101 0010010 001101 001101 0010010 001101 001101 001001 001011 001001 00101</td><td>Pa-D4 000000 000001 000001 000001 000001 000101 000110 000111 001000 001001 001001 001101 001100 001001 001010 001101 001001 001010 001011 001001 001010 001011 001010 001011 001010<!--</td--><td>PD-D4 000000 00001 00001 00011 00011 00011 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00111 00111 00111 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 <t< td=""><td>Part Description <thd< td=""></thd<></td></t<></td></td></td>	Pg-D4 000000 00001 00001 000011 000101 000101 000111 00111 000111 <td>Dep-D4 000000000000000000000000000000000000</td> <td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td> <td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td> <td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td> <td>Hex. 000000 000010 000110 000110 000111 001000 001010 001111 001000 0010010 001101 001100 001101 0010010 001101 001101 0010010 001101 001101 0010010 001101 001101 001001 001011 001001 00101</td> <td>Pa-D4 000000 000001 000001 000001 000001 000101 000110 000111 001000 001001 001001 001101 001100 001001 001010 001101 001001 001010 001011 001001 001010 001011 001010 001011 001010<!--</td--><td>PD-D4 000000 00001 00001 00011 00011 00011 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00111 00111 00111 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 <t< td=""><td>Part Description <thd< td=""></thd<></td></t<></td></td>	Dep-D4 000000000000000000000000000000000000	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Hex. 000000 000010 000110 000110 000111 001000 001010 001111 001000 0010010 001101 001100 001101 0010010 001101 001101 0010010 001101 001101 0010010 001101 001101 001001 001011 001001 00101	Pa-D4 000000 000001 000001 000001 000001 000101 000110 000111 001000 001001 001001 001101 001100 001001 001010 001101 001001 001010 001011 001001 001010 001011 001010 001011 001010 </td <td>PD-D4 000000 00001 00001 00011 00011 00011 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00111 00111 00111 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 <t< td=""><td>Part Description <thd< td=""></thd<></td></t<></td>	PD-D4 000000 00001 00001 00011 00011 00011 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 00111 00111 00111 00111 00101 00111 00101 00111 00101 00111 00101 00111 00101 00111 <t< td=""><td>Part Description <thd< td=""></thd<></td></t<>	Part Description Description <thd< td=""></thd<>

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	рррр
BMLA	10	0p00	рррр
SEA	00	0111	nnnn
SZD	00	0010	1011

• * cannot be used in the M34502M2-XXXFP.

						· ·		-										
	D9–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	_	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	-	_	OP1A	T2AB	-	_	IAP1	TAB2	SNZT2	_	-	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	-	-	OP2A	-	-	TAMR	IAP2	_	_	-	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	-	TW6A	ОРЗА	-	-	TAI1	IAP3	_	_	-	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	-	-	TAQ1	-	Ι	-	-	-	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	-	TK2A	-	-	-	Ι	Ι	-	-	-	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	-	TMRA	-	-	-	TAK0	I	-	-	-	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	-	TI1A	-	-	-		Ι	-	SNZAD	-	-	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	-	-	-	-	-	-	-	_	_	-	-	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	_	_	_	TADAB	TALA	TAK1	-	TABAD	SNZCP	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	A	_	_	_	-	_	TAK2	-	_	_	СМСК	-	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	-	TK0A	-	-	TAW1	Ι	Ι	-	-	CRCK	-	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	с	_	_	_	_	TAW2	-	_	-	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	-	-	TPU0A	_	_	-	_	-	SCP	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	_	TPU1A	-	-	-	-	-	-	-	-	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	ΟΚΑ	TPU2A	TR1AB	_	-	IAK	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

INSTRUCTION CODE TABLE (continued)

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the loworder 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	рррр
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4502 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 53 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

Product	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34502E4FP	4096 words	256 words	24P2Q-A	One Time PROM [shipped in blank]

(1) PROM mode

The 4502 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 54 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the Mitsubishi single-chip microcomputer (serial programmer and control software), refer to the "Mitsubishi Microcomputer Development Support Tools" Hompage (http://www.tool-spt.maec.co.jp/index_e.htm).

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 53 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 53 Flow of writing and test of the product shipped in blank

HARDWARE BUILT-IN PROM VERSION




Fig. 54 Pin configuration of built-in PROM version

CHAPTER 2 Application

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timers
- 2.4 A-D converter
- 2.5 Reset
- 2.6 Voltage drop detection circuit
- 2.7 RAM back-up
- 2.8 Oscillation circuit

2.1 I/O pins

2.1 I/O pins

The 4502 Group has the eighteen I/O pins. (Port P12 is also used as CNTR I/O pin, Port P13 is also used as INT input pin, Port P2 is also used as analog input pins AIN0 and AIN1, Port P3 is also used as analog input pins AIN2 and AIN3, Port D2 is also used as Port C, and Port D3 is also used as Port K, respectively). This section describes each port I/O function, related registers, application example using each port function and notes.

2.1.1 I/O ports

(1) Port P0

Port P0 is a 4-bit I/O port.

Port P0 has the key-on wakeup function which turns ON/OFF with register K0 and pull-up transistor which turns ON/OFF with register PU0.

■ Input/output of port P0

• Data input to port P0

Set the output latch of specified port P0i (i=0 to 3) to "1" with the **OP0A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P0 is transferred to register A when the IAP0 instruction is executed.

•Data output from port P0

The contents of register A is output to port P0 with the **OP0A** instruction. The output structure is an N-channel open-drain.

(2) Port P1

Port P1 is a 4-bit I/O port.

Port P1 has the key-on wakeup function which turns ON/OFF with register K1 and pull-up transistor which turns ON/OFF with register PU1.

■ Input/output of port P1

• Data input to port P1

Set the output latch of specified port P1i (i=0 to 3) to "1" with the **OP1A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P1 is transferred to register A when the IAP1 instruction is executed.

•Data output from port P1

The contents of register A is output to port P1 with the **OP1A** instruction. The output structure is an N-channel open-drain.

Note: Port P12 is also used as CNTR. Accordingly, when it is used as port P12, set "0" to the timer control register W60.

2.1 I/O pins

(3) Port P2

Port P2 is a 2-bit I/O port.

Also, its key-on wakeup function is switched to ON/OFF by the register K20 and K21, and its pullup transistor function is switched to ON/OFF by the register PU20 and PU21.

■ Input/output of port P2

• Data input to port P2

Set the output latch of specified port P2i (i=0, 1) to "1" with the **OP2A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P2 is transferred to register A when the **IAP2** instruction is executed. However, port P2 is 2 bits and A2 and A3 are fixed to "0."

•Data output from port P2

The contents of register A is output to port P2 with the **OP2A** instruction. The output structure is an N-channel open-drain.

(4) Port P3

Port P3 is a 2-bit I/O port.

■ Input/output of port P3

Data input to port P3

Set the output latch of specified port P3i (i=0, 1) to "1" with the **OP3A** instruction. If the output latch is set to "0," "L" level is input.

The state of port P3 is transferred to register A when the **IAP3** instruction is executed. However, port P3 is 2 bits and A2 and A3 are fixed to "0."

•Data output from port P3

The contents of register A is output to port P3 with the **OP3A** instruction. The output structure is an N-channel open-drain.

2.1 I/O pins

(5) Port D

D0-D5 are six independent I/O ports.

Also, as for ports D₂ and D₃, its key-on wakeup function is switched to ON/OFF by the register K₂₂ and K₂₃, and its pull-up transistor function is switched to ON/OFF by the register PU₂₂ and PU₂₃.

■ Input/output of port D

Each pin of port D has an independent 1-bit wide I/O function. For I/O of ports D0–D5, select one of port D with the register Y of the data pointer first.

• Data input to port D

Set the output latch of specified port Di (i = 0 to 5) to "1" with the **SD** instruction. When the output latch is set to "0," "L" level is input.

When the **SZD** instruction is executed, if the port specified by register Y is "0," the next instruction is skipped. If it is "1," the next instruction is executed.

• Data output from port D

Set the output level to the output latch with the **SD** and **RD** instructions. The state of pin enters the high-impedance state when the **SD** instruction is executed. The states of all port D enter the high-impedance state when the **CLD** instruction is executed. The state of pin becomes "L" level when the **RD** instruction is executed.

The output structure is an N-channel open-drain.

- Notes 1: When the SD and RD instructions are used, do not set "01102" or more to register Y.
 - **2:** Port D₂ is also used as Port C. Accordingly, when using port D₂, set the output latch to "1" with the **SCP** instruction.
 - **3:** Port D₃ is also used as Port K. Accordingly, when using port D₃, set the output latch to "1" with the **OKA** instruction.

2.1 I/O pins

(6) Port C

Port C is a 1-bit I/O port.

■ Input/output of port C

• Data input to port C

Set the output latch of specified port C to "1" with the **SCP** instruction. If the output latch is set to "0," "L" level is input.

When the **SNZCP** instruction is executed, if the port C is "1," the next instruction is skipped. If it is "0," the next instruction is executed.

•Data output from port C

Set the output level to the output latch with the **SCP** and **RCP** instructions. The state of pin enters the high-impedance state when the **SCP** instruction is executed. The state of pin becomes "L" level when the **RCP** instruction is executed. The output structure is an N-channel open-drain.

Note: Port C is also used as port D2. Accordingly, when using port C, set the output latch to "1" with the **SD** instruction.

(7) Port K

Port K is a 1-bit I/O port.

■ Input/output of port K

• Data input to port K

Set the output latch of specified port K to "1" with the **OKA** instruction. If the output latch is set to "0," "L" level is input.

The state of port K is transferred to register A when the **IAK** instruction is executed. However, port K is 1 bit and A1, A2 and A3 are fixed to "0."

•Data output from port K

The contents of register A is output to port K with the **OKA** instruction. The output structure is an N-channel open-drain.

Note: Port K is also used as port D₃. Accordingly, when using port K, set the output latch to "1" with the **SD** instruction.

2.1 I/O pins

2.1.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction. Table 2.1.1 shows the key-on wakeup control register K0.

Table 2.1.1	Key-on	wakeup	control	register	K0
-------------	--------	--------	---------	----------	----

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W	
KOo	Port P03	0	Key-on wak	keup invalid		
K03	key-on wakeup control bit	1	Key-on wakeup valid			
K02	Port P02	0	Key-on wakeup invalid			
KU2	key-on wakeup control bit	າ wakeup control bit 1		Key-on wakeup valid		
K01	Port P01	0	Key-on wakeup invalid			
KU1	key-on wakeup control bit	1	Key-on wakeup valid			
K00	Port P00	0	Key-on wakeup invalid			
NU0	key-on wakeup control bit	1	Key-on wak	keup valid		

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor. Set the contents of this register through register A with the **TPU0A** instruction. Table 2.1.2 shows the pull-up control register PU0.

Table 2.1.2 Pull-up control register PU0

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	W	
	Port P03	0	0 Pull-up transistor OFF			
PU03	pull-up transistor control bit	1	1 Pull-up transistor ON			
	Port P02	0	Pull-up transistor OFF			
PU02	pull-up transistor control bit	1	Pull-up transistor ON			
PU01	Port P01	0	Pull-up transistor OFF			
P001	pull-up transistor control bit	1	Pull-up tran	sistor ON		
PU00	Port P00	0	Pull-up tran	sistor OFF		
F 000	pull-up transistor control bit	1	Pull-up tran	sistor ON		

Note: "W" represents write enabled.

2.1 I/O pins

(3) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10-P13. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction. Table 2.1.3 shows the key-on wakeup control register K1.

Key-	Key-on wakeup control register K1		set: 00002	at RAM back-up : state retained R/W	
1/1 0	Port P13/INT	0	P13 key-on	wakeup invalid/INT pin key-on wakeup valio	
K13	key-on wakeup control bit	1	P13 key-on	wakeup valid/INT pin key-on wakeup invalid	
1/10	Port P12/CNTR	0	Key-on wakeup invalid		
K12	key-on wakeup control bit	1	Key-on wal	keup valid	
	Port P11	0	Key-on wakeup invalid		
K11	key-on wakeup control bit	1	Key-on wał	keup valid	
K10	Port P10	0	Key-on wak	keup invalid	
K10	key-on wakeup control bit	1	Key-on wak	keup valid	

Table 2.1.3 Key-on wakeup control register K1

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10-P13 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. Table 2.1.4 shows the pull-up control register PU1.

Table 2.1.4 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	W		
	Port P13/INT	0	Pull-up tran	sistor OFF			
PU13	pull-up transistor control bit	1	1 Pull-up transistor ON				
PU12	Port P12/CNTR	0	Pull-up transistor OFF				
PU12	pull-up transistor control bit	1	Pull-up transistor ON				
PU11	Port P11	0	Pull-up transistor OFF				
PUN	pull-up transistor control bit	1	Pull-up tran	sistor ON			
PU10	Port P10	0	Pull-up tran	sistor OFF			
F010	pull-up transistor control bit	1	Pull-up tran	sistor ON			

Note: "W" represents write enabled.

2.1 I/O pins

(5) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction. Table 2.1.5 shows the key-on wakeup control register K2.

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W
K23	Port D3/K	0	Key-on wak	keup invalid	
NZ 3	key-on wakeup control bit	1	Key-on wakeup valid		
K22	Port D2/C	0	Key-on wakeup invalid		
NZ 2	key-on wakeup control bit	1	1 Key-on wakeup valid		
K21	Port P21/AIN1	0	Key-on wakeup invalid		
RZ1	key-on wakeup control bit	1	Key-on wak	keup valid	
K20	Port P20/AIN0	0	Key-on wak	keup invalid	
K20	key-on wakeup control bit	1	Key-on wak	eup valid	

Note: "R" represents read enabled, and "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the **TPU2A** instruction. Table 2.1.6 shows the pull-up control register PU2.

Table 2.1.6 Pull-up control register PU2

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	W
PU23	Port D ₃ /K	0	0 Pull-up transistor OFF		
P023	pull-up transistor control bit	1	1 Pull-up transistor ON		
PU22	Port D ₂ /C	0	Pull-up transistor OFF		
P022	pull-up transistor control bit		Pull-up transistor ON		
PU21	Port P21/AIN1	0	Pull-up transistor OFF		
P021	pull-up transistor control bit	1	Pull-up tran	sistor ON	
PU20	Port P20/AIN0	0	Pull-up trar	sistor OFF	
F U20	pull-up transistor control bit	1	Pull-up tran	isistor ON	

Note: "W" represents write enabled.

2.1 I/O pins

(7) Timer control register W6

Bit 0 of register W6 selects the P12/CNTR function, and bit 1 controls the CNTR output. Set the contents of this register through register A with the **TW6A** instruction. The contents of register W6 is transferred to register A with the **TAW6** instruction. Table 2.1.7 shows the timer control register W6.

Table 2.1.7 Time	^r control ı	register W6
------------------	------------------------	-------------

Timer control register W6 at rese		et:00002	at RAM back-up : state retained	R/W			
W63	Not used	0	This bit has	s no function, but read/write is enal	oled.		
		1					
W62	Not used	0	This hit has no function, but road/write is enabled				
VV02	W62 Not used	1	This bit has no function, but read/write is enabled.				
W61	CNTR output control bit	0	0 Timer 1 underflow signal divided by 2 ou				
VVOI		1	Timer 2 underflow signal divided by 2 output				
W60	W60 P12/CNTR function selection bit	0	P12 (I/O) /	CNTR input			
VV00		1	P12 (input)	/ CNTR input/output			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When setting the port, W63–W61 are not used.

2.1 I/O pins

2.1.3 Port application examples

(1) Key input by key scan

Key matrix can be set up by connecting keys externally because port D output structure is an Nchannel open-drain and port P0 has the pull-up resistor.

Outline: The connecting required external part is just keys. **Specifications:** Port D is used to output "L" level and port P0 is used to input 16 keys.

Figure 2.1.1 shows the key input and Figure 2.1.2 shows the key input timing.





Fig. 2.1.1 Key input by key scan



2.1.4 Notes on use

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the Vss line and the VDD line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length. The CNVss pin is also used as the VPP pin (programming voltage = 12.5 V) at the One Time PROM version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k Ω resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Note on multifunction

- The input/output of D₂, D₃, P₁₂ and P₁₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20, P21, P30 and P31 can be used even when AIN0, AIN1, AIN2 and AIN3 are selected.

(4) Connection of unused pins

Table 2.1.8 shows the connections of unused pins.

(5) SD, RD instructions

When the SD and RD instructions are used, do not set "01102" or more to register Y.

(6) Analog input pins

When both analog input AIN0–AIN3 and I/O ports P2 and P3 function are used, note the following; • Selection of analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2, P31/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."

Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

2.1 I/O pins

Pin	Connection	Usage condition
Xin	Connect to Vss.	System operates by the ring oscillator. (Note 1)
Хоит	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the ring oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
D4, D5	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D3/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT
		pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P30/AIN2	Open. (Output latch is set to "1.")	
P31/AIN3	Open. (Output latch is set to "0.")	
	Connect to Vss.	

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the ring oscillator (internal oscillator).

- 2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
- **3:** When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.
- 4: When selecting the key-on wakeup function, select also the pull-up function.
- 5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")

(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

2.2 Interrupts

The 4502 Group has four interrupt sources : external (INT), timer 1, timer 2, and A-D. This section describes individual types of interrupts, related registers, application examples using interrupts and notes.

2.2.1 Interrupt functions

(1) External 0 interrupt (INT)

The interrupt request occurs by the change of input level of INT pin. The interrupt valid waveform can be selected by the bits 1 and 2, and the INT pin input is controlled by the bit 3 of the interrupt control register 11.

■ External 0 interrupt INT processing

• When the interrupt is used

The interrupt occurrence is enabled when the bit 0 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the external 0 interrupt occurs, the interrupt processing is executed from address 0 in page 1.

• When the interrupt is not used

The interrupt is disabled and the SNZ0 instruction is valid when the bit 0 of register V1 is set to "0."

(2) Timer 1 interrupt

The interrupt request occurs by the timer 1 underflow.

■ Timer 1 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 2 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 1 interrupt occurs, the interrupt processing is executed from address 4 in page 1.
- When the interrupt is not used The interrupt is disabled and the SNZT1 instruction is valid when the bit 2 of register V1 is set to "0."

(3) Timer 2 interrupt

The interrupt request occurs by the timer 2 underflow.

Timer 2 interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 3 of the interrupt control register V1 and the interrupt enable flag INTE are set to "1." When the timer 2 interrupt occurs, the interrupt processing is executed from address 6 in page 1.
- When the interrupt is not used The interrupt is disabled and the SNZT2 instruction is valid when the bit 3 of register V1 is set to "0."

2.2 Interrupts

(4) A-D interrupt

The interrupt request occurs by the end of the A-D conversion.

■ A-D interrupt processing

- When the interrupt is used The interrupt occurrence is enabled when the bit 2 of the interrupt control register V2 and the interrupt enable flag INTE are set to "1." When the A-D interrupt occurs, the interrupt processing is executed from address C in page 1.
- When the interrupt is not used The interrupt is disabled and the **SNZAD** instruction is valid when the bit 2 of register V2 is set to "0."

2.2.2 Related registers

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the **EI** instruction and disabled when INTE flag is cleared to "0" with the **DI** instruction.

When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the **EI** instruction is executed.

Note: The interrupt enabled with the **EI** instruction is performed after the **EI** instruction and one more instruction.

(2) Interrupt control register V1

Interrupt enable bit of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the **TV1A** instruction. In addition, the **TAV1** instruction can be used to transfer the contents of register V1 to register A. Table 2.2.1 shows the interrupt control register V1.

					_
In	Interrupt control register V1		et:00002	at RAM back-up : 00002 R/W	Ν
	V13 Timer 2 interrupt enable bit		Interrupt dis	sabled (SNZT2 instruction is valid)	
V 13			Interrupt en	abled (SNZT2 instruction is invalid) (Note	2)
1/10			Interrupt dis	sabled (SNZT1 instruction is valid)	
V12	Timer 1 interrupt enable bit	1	Interrupt en	abled (SNZT1 instruction is invalid) (Note	2)
V11	Netweed	0	This hit has no function, but read/units is each.		
V 11	Not used	1		s no function, but read/write is enabled.	
V10	External 0 interrupt enable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)	
V I U	External 0 interrupt enable bit	1	Interrupt en	abled (SNZ0 instruction is invalid) (Note	: 2)

Table 2.2.1 Interrupt control register V1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When the interrupt is set, V11 is not used.

2.2 Interrupts

(3) Interrupt control register V2

Interrupt enable bit of A-D is assigned to register V2. Set the contents of this register through register A with the **TV2A** instruction. In addition, the **TAV2** instruction can be used to transfer the contents of register V2 to register A. Table 2.2.2 shows the interrupt control register V2.

Table 2.2.2 Interrupt control register V2

In	terrupt control register V2	upt control register V2 at res		at RAM back-up:00002	R/W	
V23	Not used	0 1	- This bit has no function, but read/write is enable		bled.	
V22	A D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)			
V Z Z	22 A-D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid) (Note 2			
V21	Not used	0	This bit has no function, but read/write is enabled		bled.	
V20	Not used	0	This bit has no function, but read/write is enable		bled.	

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This instruction is equivalent to the NOP instruction.

3: When the interrupt is set, V23, V21 and V20 are not used.

(4) Interrupt request flag

The activated condition for each interrupt is examined. Each interrupt request flag is set to "1" when the activated condition is satisfied, even if the interrupt is disabled by the INTE flag or its interrupt enable bit.

Each interrupt request flag is cleared to "0" when either;

•an interrupt occurs, or

•the next instruction is skipped with a skip instruction.

2.2 Interrupts

(5) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the TI1A instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A. Table 2.2.3 shows the interrupt control register I1.

	Interrupt control register I1		et:00002	at RAM back-up : state retained	R/W
 13	INT pin input control bit (Note 2)	0	INT pin input disabled		
113		1	INT pin inp	INT pin input enabled	
	Interrupt valid waveform for INT pin/return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with		
112			the SNZIO instruction)/"L" level		
112		1	Rising waveform ("H" level of INT pin is recognized with		
			the SNZIO	instruction)/"H" level	
I1 1	INT pin edge detection circuit	0	One-sided	edge detected	
111	control bit	1	Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Table 2.2.3 Interrupt control register I1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

2.2.3 Interrupt application examples

(1) INT interrupt

The INT pin is used for external 0 interrupt, of which valid waveforms can be chosen, which can recognize the change of both edges ("H" \rightarrow "L" or "L" \rightarrow "H").

Outline: An external 0 interrupt can be used by dealing with the change of edge ("H" \rightarrow "L" or "L" \rightarrow "H") in both directions as a trigger.

Specifications: An interrupt occurs by the change of an external signals edge ("H" \rightarrow "L" or "L" \rightarrow "H").

Figure 2.2.1 shows an operation example of an external 0 interrupt, and Figure 2.2.2 shows a setting example of an external 0 interrupt.

(2) Timer 1 interrupt

Constant period interrupts by a setting value to timer 1 can be used.


Outline: The constant period interrupts by the timer 1 underflow signal can be used. **Specifications:** Prescaler and timer 1 divide the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt occurs every 1 ms.

Figure 2.2.3 shows a setting example of the timer 1 constant period interrupt.

(3) Timer 2 interrupt

Constant period interrupts by a setting value to timer 2 can be used.

Outline: The constant period interrupts by the timer 2 underflow signal can be used. **Specifications:** Timer 2 and prescaler divide the system clock frequency (= 4.0 MHz), and the timer 2 interrupt occurs every about 1 ms.






Fig. 2.2.1 INT interrupt operation example

2.2 Interrupts






Fig. 2.2.2 INT interrupt setting example

Note: The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of system clock.

2.2 Interrupts



2.2 Interrupts



2.2.4 Notes on use

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P13/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4502 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P13/INT pin

The P13/INT pin need not be selected the external interrupt input INT function or the normal output port P13 function. However, the EXF0 flag is set to "1" when a valid waveform is input to INT pin even if it is used as an I/O port P13.

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

2.3 Timers

2.3 Timers

The 4502 Group has two 8-bit timers (each has a reload register) and a 16-bit fixed dividing frequency timer which has the watchdog timer function.

This section describes individual types of timers, related registers, application examples using timers and notes.

2.3.1 Timer functions

(1) Timer 1

Timer operation

(Timer 1 has the timer 1 count start trigger function from P13/INT pin input)

(2) Timer 2

■ Timer operation

(3) 16-bit timer

Watchdog function

Watchdog timer provides a method to reset the system when a program run-away occurs.

System operates after it is released from reset. When the timer count value underflows, the WDF1 flag is set to "1." Then, if the **WRST** instruction is never executed until timer WDT counts 65534, WDF2 flag is set to "1," and system reset occurs.

When the **DWDT** instruction and the **WRST** instruction are executed continuously, the watchdog timer function is invalid.

The **WRST** instruction has the skip function. When the **WRST** instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

2.3.2 Related registers

(1) Interrupt control register V1

The external 0 interrupt enable bit is assigned to bit 0, timer 1 interrupt enable bit is assigned to bit 2, and the timer 2 interrupt enable bit is assigned to bit 3.

Set the contents of this register through register A with the **TV1A** instruction. The **TAV1** instruction can be used to transfer the contents of register V1 to register A.

Table 2.3.1 shows the interrupt control register V1.

Table 2.3.1 Interrupt control register V1

Interrupt control register V1		at reset : 00002		at RAM back-up : 00002 R/W	J
V13	Timer 2 interrupt enable bit	0	Interrupt dis	sabled (SNZT2 instruction is valid)	
V 13		1	Interrupt en	abled (SNZT2 instruction is invalid) (Note	2)
V12	Timer 1 interrupt enable bit	0	Interrupt dis	sabled (SNZT1 instruction is valid)	
VIZ		1	Interrupt en	abled (SNZT1 instruction is invalid) (Note	2)
V11	Not used	0	This bit has	a no function, but road/write is anabled	
V 11		1	This bit has no function, but read/write is enabled.		
V10	External 0 interrupt enable bit	0	Interrupt dis	sabled (SNZ0 instruction is valid)	
VIU		1	Interrupt en	abled (SNZ0 instruction is invalid) (Note	2)

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: These instructions are equivalent to the NOP instruction.

3: When timer is used, V11 and V10 are not used.

(2) Timer control register W1

The timer 1 count start synchronous circuit control bit is assigned to bit 0, the timer 1 control bit is assigned to bit 1, the prescaler dividing ratio selection bit is assigned to bit 2, and the prescaler control bit is assigned to bit 3.

Set the contents of this register through register A with the **TW1A** instruction. The **TAW1** instruction can be used to transfer the contents of register W1 to register A.

Table 2.3.2 shows the timer control register W1.

Timer control register W1		at reset : 00002		at RAM back-up : 00002	R/W	
W13	Brazador control bit	0	Stop (state initialized)			
VV 13	Prescaler control bit	1	Operating			
W (1 o	Prescaler dividing ratio selection	0	Instruction clock divided by 4			
W12	bit	1	Instruction clock divided by 16			
\\//1 4	Timer 4 control bit	0	Stop (state retained)			
W11	Timer 1 control bit	1	Operating			
W10	Timer 1 count start synchronous	0	Count start synchronous circuit not selected			
	circuit control bit	1	Count start synchronous circuit selected			

Table 2.3.2 Timer control register W1

Note: "R" represents read enabled, and "W" represents write enabled.

2.3 Timers

(3) Timer control register W2

The timer 2 count source selection bits are assigned to bits 0 and 1, the timer 1 count auto-stop circuit control bit is assigned to bit 2 and the timer 2 control bit is assigned to bit 3. Set the contents of this register through register A with the **TW2A** instruction. The **TAW2** instruction can be used to transfer the contents of register W2 to register A. Table 2.3.3 shows the timer control register W2.

Table	2.3.3	Timer	control	register	W2

Timer control register W2		at reset : 000		et:00002	at RAM back-up : state retained	R/W
W23	T		0 Stop (state retained)		retained)	
VVZ3	Timer 2 control bit	1		Operating		
W22	Timer 1 count auto-stop circuit		0	Count auto-stop circuit not selected		
VVZ2	control bit (Note 2)		1	Count auto-stop circuit selected		
			W20	Count source		
W21	Timer 2 count source selection bits	0	0	Timer 1 und	Timer 1 underflow signal	
		0	1	Prescaler output (ORCLK)		
W20		1	0	CNTR input	t	
			1	System clock		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: This function is valid only when the timer 1 count start synchronous circuit is selected.

(4) Timer control register W6

The P12/CNTR function selection bit is assigned to bit 0 and the CNTR output control bit is assigned to bit 1.

Set the contents of this register through register A with the **TW6A** instruction. The **TAW6** instruction can be used to transfer the contents of register W6 to register A. Table 2.3.4 shows the timer control register W6.

Table 2.3.4 Timer control register W6

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W	
W63	W63 Not used		This bit has no function, but read/write is enabled.			
		1				
W62	Not used	0	This bit has no function, but read/write is enabled.			
VV02	Not used	1				
Wea		0	Timer 1 underflow signal divided by 2 output			
W61	CNTR output control bit	1	Timer 2 underflow signal divided by 2 output			
W60	P12/CNTR function selection bit	0	P12 (I/O) / CNTR input (Note 2)			
VV00		1	P12 (input) / CNTR I/O (Note 2)			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: The CNTR input is valid only when the CNTR input is selected for the timer 2 count source.

3: When timer is used, W63 and W62 are not used.

2.3 Timers

2.3.3 Timer application examples

(1) Timer operation: measurement of constant period

The constant period by the setting timer count value can be measured.

Outline: The constant period by the timer 1 underflow signal can be measured. **Specifications:** Timer 1 and prescaler divides the system clock frequency f(XIN) = 4.0 MHz, and the timer 1 interrupt request occurs every 3 ms.

Figure 2.3.3 shows the setting example of the constant period measurement.

(2) CNTR output operation: piezoelectric buzzer output

Outline: Square wave output from timer 1 can be used for piezoelectric buzzer output. **Specifications:** 4 kHz square wave is output from the CNTR pin at system clock frequency f(XIN) = 4.0 MHz. Also, timer 1 interrupt occurs simultaneously.

Figure 2.3.1 shows the peripheral circuit example, and Figure 2.3.4 shows the setting example of CNTR output.




Fig. 2.3.1 Peripheral circuit example

(3) CNTR input operation: event count

Outline: Count operation can be performed by using the signal (falling waveform) input from CNTR pin as the event.

Specifications: The low-frequency pulse from external as the timer 2 count source is input to CNTR pin, and the timer 2 interrupt request occurs every 100 counts.

Figure 2.3.5 shows the setting example of CNTR input.

2.3 Timers

(4) Timer operation: timer start by external input

Outline: The constant period can be measured by external input. Specifications: System clock frequency f(XIN) = 4 MHz and timer 1 operates by INT input as a trigger and an interrupt occurs after 1 ms.

Figure 2.3.6 shows the setting example of timer start.

(5) Watchdog timer

Watchdog timer provides a method to reset the system when a program run-away occurs. Accordingly, when the watchdog timer function is set to be valid, execute the **WRST** instruction at a certain period which consists of timer 16-bit timers' 65534 counts or less (execute **WRST** instruction at a cycle of 65534 machine cycles or less).

Outline: Execute the WRST instruction in 16-bit timer's 65534 counts at the normal operation. If a program runs incorrectly, the WRST instruction is not executed and system reset occurs.
 Specifications: System clock frequency f(XIN) = 4.0 MHz is used, and program run-away is detected by executing the WRST instruction in 49 ms.

Figure 2.3.2 shows the watchdog timer function, and Figure 2.3.7 shows the example of watchdog timer.






Fig. 2.3.2 Watchdog timer function





2.3 Timers




Fig. 2.3.5 CNTR input setting example

However, specify the pulse width input to CNTR pin. Refer to section "2.3.4 Notes on use" for the timer external input period condition.

Timer 1 interrupt and INT interrupt a	
Interrupt enable flag INTE	b3 b0
Interrupt control register V1	Timer 1 interrupt occurrence disabled (TV1A instruction) INT interrupt occurrence disabled
	↓
Initialize valid waveform INT pin is initialized. INT pin input disabled, Timer 1 cor	ntrol disabled.
Interrupt control register	b3 b ⁰ INT nin input disabled (TI1 A instruction)
	↓
③ Stop Timer Operation Timer 1 and prescaler are tempora Dividing ratio of prescaler is selected	
Timer control register V	$\frac{b3}{b0}$ Timer 1 stop (TW1A instruction)
④ Set Port P13/INT pin is set to INT input.	b3 b0
Port P13 output late	ch $\boxed{1 x x x}$ Input mode is set (OP1A instruction)
	↓ ▼
⑤ Set Timer Value Timer 1 count time is set.	
Timer 1 reload register	R1 "5216" Timer count value 82 set (T1AB instruction)
	↓ ▼
6 Clear Interrupt Request Timer 1 interrupt activated condition Timer 1 interrupt request flag	Timer 1 interrupt activated condition cleared
Note when the interrup When © is executed, consi interrupt request flag T1F, i	t request is cleared dering the skip of the next instruction according to the nsert the NOP instruction after the SNZT1 instruction.
	+
⑦ Start Timer Operation Timer 1 and prescaler temporarily	
Timer control register V	V1 $\begin{bmatrix} 1 \\ 1 \\ 1 \\ 1 \end{bmatrix}$ Prescaler operating (TW1A instruction)
	Ļ




Fig. 2.3.7 Timer start by external input setting example (2)

wateridog ti	g WDF1 mer flag WDF1 is r	eset.	"0"	Watchdog timer flag WDF1 cleared (WRST instruction)
,			↓	Ň
Wher	e when the watc n ① is executed, co ndog timer flag WD	onsidering t	he skip of	<u>cleared</u> the next instruction according to the struction after the WRST instruction.
X			↓	,
		Main	routine e	xecution
			↓	
			Repea	t
	executed even if pro			e routine. rs.
rrupt may be e	executed even if pro	ogram run-a		
rrupt may be e		ogram run-a		
rrupt may be e	executed even if pro	ogram run-a mode		rs.
rrupt may be e	o RAM back-up	ogram run-a mode	away occu	rs.
rrupt may be e	o RAM back-up	mode; WDF f	away occu	d
rrupt may be e	o RAM back-up wrst NOP	mode ; WDF f	ilag cleare	d
rrupt may be e	o RAM back-up wRST NOP DI	mode ; WDF f	ilag cleare	d
rrupt may be e	o RAM back-up WRST NOP DI EPOF	mode ; WDF f	ilag cleare	d

Fig. 2.3.8 Watchdog timer setting example

2.3 Timers

2.3.4 Notes on use

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

- (2) Count source Stop timer 1 or 2 counting to change its count source.
- (3) Reading the count values Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(7) Pulse width input to CNTR pin

Table 2.3.5 shows the recommended operating condition of pulse width input to CNTR pin.

Table 2.3.5 Recommended op	perating condition of p	pulse width input to CNTR pin
----------------------------	-------------------------	-------------------------------

Parameter	Condition		Unit			
	Condition	Min.	Тур.	Max.	Unit	
Timer external input period	High-speed mode	3/f(XIN)				
("H" and "L" pulse width)	Middle-speed mode	6/f(XIN)				
	Low-speed mode	12/f(XIN)			S	
	Default mode	24/f(XIN)				

2.4 A-D converter


2.4 A-D converter

The 4502 Group has a 4-channel A-D converter with the 10-bit successive comparison method.

This A-D converter can also be used as a comparator to compare analog voltages input from the analog input pin with preset values.

This section describes the related registers, application examples using the A-D converter and notes.

Figure 2.4.1 shows the A-D converter block diagram.



2.4.1 Related registers

(1) A-D control register Q1

A-D operation mode control bit and analog input pin selection bits are assigned to register Q1. Set the contents of this register through register A with the **TQ1A** instruction. The **TAQ1** instruction can be used to transfer the contents of register Q1 to register A. Table 2.4.1 shows the A-D control register Q1.

Table 2.4.1 A-D control register Q1

A-D control register Q1		at reset : 00002		et : 00002 at RAM back-up : state retained R/W			
012	Q13 A-D operation mode control bit		0	A-D conversion mode			
Q15			1	Comparator mode			
Q12	Not used	0 This bit has		This bit has no function, but read/write is enabled.			
	Analog input pin selection bits	Q11	Q10	Selected pins			
Q11		0	0	AINO			
		0	1	AIN1			
Q10		1	0	AIN2			
		1	1	Ain3			

Notes 1: "R" represents read enabled, and "W" represents write enabled.2: When A-D converter is used, Q1² is not used.


2.4.2 A-D converter application examples

(1) A-D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values. **Specifications:** Analog voltage values from a sensor is converted into digital values by using a 10bit successive comparison method. Use the AINO pin for this analog input.

Figure 2.4.2 shows the A-D conversion mode setting example.

2.4 A-D converter



2.4.3 Notes on use

(1) Note when the A-D conversion starts again


When the A-D conversion starts again with the **ADST** instruction during A-D conversion, the previous input data is invalidated and the A-D conversion starts again.

(2) A-D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 2.4.3 shows the analog input external circuit example-1.

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 2.4.4. In addition, test the application products sufficiently.






Fig. 2.4.4 Analog input external circuit example-2

Fig. 2.4.3 Analog input external circuit example-1

(3) Notes for the use of A-D conversion 2

When the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to the A-D conversion mode with bit 3 of register Q1 (refer to Figure 2.4.5⁽¹⁾).
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.
 Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with bit 3 of register Q1 during operating the A-D converter.




Fig. 2.4.5 A-D converter operating mode program example

2.4 A-D converter

(4) A-D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A-D interrupt does not occur even when the usage of the A-D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2 and P31/AIN3 are set to pins for analog input, they continue to function as P2 and P3 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A-D converter

The recommended operating conditions of supply voltage and system clock frequency when using A-D converter are different from those when not using A-D converter.

Table 2.4.2 shows the recommended operating conditions when using A-D converter.

Parameter	Condition	Limits			Unit	
Falameter	Condition		Min.	Тур.	Max.	
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)		0.1		4.4	
(at ceramic resonance or	VDD = VRST to 5.5 V (middle-speed mode)		0.1		2.2	
RC oscillation) (Note 2)	VDD = VRST to 5.5 V (low-speed mode)		0.1		1.1	Ī
	VDD = VRST to 5.5 V (default mode)		0.1		0.5	MHz
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)		0.1		3.2	
(ceramic resonance	VDD = VRST to 5.5 V (middle-speed mode)	Duty	0.1		1.6	Ī
selected, at external	VDD = VRST to 5.5 V (low-speed mode) 4	0.1		0.8		
clock input)	VDD = VRST to 5.5 V (default mode)		0.1		0.4	

Table 2.4.2 Recommended operating conditions (when using A-D converter)

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

2.5 Reset

2.5 Reset

System reset is performed by applying "L" level to the RESET pin for 1 machine cycle or more when the following conditions are satisfied:

•the value of supply voltage is the minimum value or more of the recommended operating conditions ●oscillation is stabilized.


Then when "H" level is applied to RESET pin, the software starts from address 0 in page 0 after elapsing of the internal oscillation stabilizing time (Ring oscillator (internal oscillator) clock is counted for 5359 times). Figure 2.5.2 shows the oscillation stabilizing time.


2.5.1 Reset circuit


The 4502 Group has the voltage drop detection circuit.

(1) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μs or less. If the rising time exceeds 100 $\mu s,$ connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.









2.5 Reset

2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than shown in Figure 2.5.3 are undefined, so that set them to initial values.

Program counter (PC)	
Address 0 in page 0 is set to program counter.	
Power down flag (P)	
External 0 interrupt request flag (EXF0)	
Interrupt control register V1	
Interrupt control register V1	
Interrupt control register 12	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	
A-D conversion completion flag ADF	
• Watchdog timer flags (WDF1, WDF2)	
Watchdog timer enable flag (WEF)	
Timer control register W1	
Timer control register W2 Timer control register W2	
Timer control register W6	
Clock control register MR	
Key-on wakeup control register K0	
Key-on wakeup control register K1	
Key-on wakeup control register K2	
Pull-up control register PU0	
Pull-up control register PU1	
Pull-up control register PU2	
A-D control register Q1	
Carry flag (CY)	
Register A	
• Register B	
• Register D	
• Register E	
Register X	
• Register Y	
Register Z	
Stack pointer (SP)	
Operation source clock	- ,
Ceramic resonator	•
RC oscillation circuit	Stop state
	"X" represents undefined.

Fig. 2.5.3 Internal state at reset

2.5 Reset

2.5.3 Notes on use

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

2.6 Voltage drop detection circuit

2.6 Voltage drop detection circuit

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

Figure 2.6.1 shows the voltage drop detection circuit, and Figure 2.6.2 shows the operation waveform example of the voltage drop detection circuit.




Fig. 2.6.2 Voltage drop detection circuit operation waveform example

Note: Refer to section "3.1 Electrical characteristics" for the reset voltage of the voltage drop detection circuit.

2.7 RAM back-up

2.7.1 RAM back-up mode

The system enters RAM back-up mode when the **POF** or **POF2** instruction is executed after the **EPOF** instruction is executed. Table 2.7.1 shows the function and state retained at RAM back-up mode. Also, Table 2.7.2 shows the return source from this state.

(1) RAM back-up mode

As oscillation stops with RAM, the state of reset circuit retained, current dissipation can be reduced without losing the contents of RAM.

Function	RAM b	ack-up
Function	POF	POF2
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	x	x
Contents of RAM	0	0
Port level	0	0
Selected oscillation circuit	0	0
Timer control register W1	X	X
Timer control registers W2, W6	0	0
Clock control register MR	X	X
Interrupt control registers V1, V2	Х	X
Interrupt control register I1	0	0
Timer 1 function	Х	X
Timer 2 function	(Note 3)	(Note 3)
A-D function	X	X
Voltage drop detection circuit	O (Note 5)	X
Pull-up control registers PU0-PU2	0	0
Key-on wakeup control registers K0-K2	0	0
A-D control register Q1	0	0
External 0 interrupt request flag (EXF0)	X	X
Timer 1 interrupt request flag (T1F)	X	X
Timer 2 interrupt request flag (T2F)	(Note 3)	(Note 3)
A-D conversion completion flag (ADF)	Х	X
Watchdog timer flags (WDF1)	X (Note 4)	X (Note 4)
Watchdog timer enable flag (WEF)	Х	X
16-bit timer (WDT)	X (Note 4)	X (Note 4)
Interrupt enable flag (INTE)	X	X

Table 2.7.1 Functions and states retained at RAM back-up mode

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- **3:** The state of the timer is undefined.
- 4: Initialize the watchdog timer flag WDF1 with the **WRST** instruction, and then execute the **POF or POF2** instruction.
- **5:** The voltage drop detection circuit is operating at the RAM back-up state and sytem reset occurs when the voltage drop is detected.

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized. Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2.7 RAM back-up

Table 2.7.2 Return source and return condition

Return source		Return condition	Remarks
	Port P0	Return by an external "L" level input.	Key-on wakeup function can be selected with
	Port P1 (Note)		every one port. Set the port using the key-on
dr	Port P2		wakeup function to "H" level before going into
lkei	Port D2/C		the RAM back-up state.
nal wakeup signal	Port D3/K		
nal sic	Port P13/INT	Return by an external "H" level or "L"	Select the return level ("L" level or "H" level)
Exter	(Note)	level input. The return level can be	with the bit 2 of register I1 according to the
ш		selected by register I12. When the	external state before going into the RAM back-
		return level is input, the EXF0 flag is	up state.
		not set.	

Note: When the bit 3 (K13) of the key-on wakeup control register K1 is "0", the key-on wakeup ("H" level or "L" level) of INT pin is set. When the K13 is "1", the key-on wakeup ("L" level) of port P13 is set.

(2) Start condition identification

When system returns from both RAM back-up mode and reset, software is started from address 0 in page 0.

The start condition (warm start or cold start) can be identified by examining the state of the power down flag (P) with the **SNZP** instruction.

Table 2.7.3 Start condition identification

P flag
1
0




Fig. 2.7.1 Start condition identified example

2.7.2 Related registers

(1) Key-on wakeup control register K0

Register K0 controls the ON/OFF of the key-on wakeup function of ports P00–P03. Set the contents of this register through register A with the **TK0A** instruction. The contents of register K0 is transferred to register A with the **TAK0** instruction. Table 2.7.4 shows the key-on wakeup control register K0.

Table 2.7.4 Key-on	wakeup	control	register	K0
--------------------	--------	---------	----------	----

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W		
KOa	Port P03	0	0 Key-on wakeup invalid				
K03	key-on wakeup control bit	1	Key-on wak	keup valid	up valid		
K02	Port P02	0	keup invalid				
KU2	key-on wakeup control bit	1	Key-on wakeup valid				
K01	Port P01	0	Key-on wakeup invalid Key-on wakeup valid				
KU1	key-on wakeup control bit	1					
K00	Port P00	0	Key-on wakeup invalid				
K00	key-on wakeup control bit	1	Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.

(2) Key-on wakeup control register K1

Register K1 controls the ON/OFF of the key-on wakeup function of ports P10–P13. Set the contents of this register through register A with the **TK1A** instruction. The contents of register K1 is transferred to register A with the **TAK1** instruction. Table 2.7.5 shows the key-on wakeup control register K1.

Key-on wakeup control register K1		at reset : 00002		at RAM back-up : state retained	R/W		
K13	Port P13/INT	0	P13 key-on	wakeup invalid/INT pin key-on wake	eup valid		
N 13	key-on wakeup control bit	1	P13 key-on wakeup valid/INT pin key-on wakeup invalid				
K12	Port P12/CNTR	0	Key-on wakeup invalid				
K 12	key-on wakeup control bit	1	Key-on wakeup valid				
K11	Port P11	0	Key-on wakeup invalid				
N 11	key-on wakeup control bit	1	Key-on wakeup valid				
K1_0	Port P10	0	Key-on wakeup invalid				
K10	key-on wakeup control bit	1	Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.

2.7 RAM back-up

(3) Key-on wakeup control register K2

Register K2 controls the ON/OFF of the key-on wakeup function of ports P20, P21, D2/C and D3/K. Set the contents of this register through register A with the **TK2A** instruction. The contents of register K2 is transferred to register A with the **TAK2** instruction. Table 2.7.6 shows the key-on wakeup control register K2.

Key-on wakeup control register K2		at reset : 00002		at RAM back-up : state retained	R/W		
K23	Port D3/K	0	0 Key-on wakeup invalid				
NZ3	key-on wakeup control bit	1	Key-on wakeup valid				
1/00	Port D2/C	0	Key-on wakeup invalid				
K22	key-on wakeup control bit	1	Key-on wakeup valid				
	Port P21/AIN1	0	Key-on wakeup invalid				
N 21	K21 key-on wakeup control bit		Key-on wakeup valid				
K20	Port P20/AIN0	0	0 Key-on wakeup invalid				
r\20	key-on wakeup control bit	1	1 Key-on wakeup valid				

Note: "R" represents read enabled, and "W" represents write enabled.

(4) Pull-up control register PU0

Register PU0 controls the ON/OFF of the ports P00–P03 pull-up transistor. Set the contents of this register through register A with the **TPU0A** instruction. Table 2.7.7 shows the pull-up control register PU0.

Table 2.7.7 Pull-up control register PU0

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained			
	Port P03	0	0 Pull-up transistor OFF				
PU03	pull-up transistor control bit	1	1 Pull-up transistor ON				
	Port P02	0	0 Pull-up transistor OFF				
PU02	pull-up transistor control bit	1	Pull-up transistor ON				
PU01	Port P01	0	Pull-up transistor OFF				
PUUI	pull-up transistor control bit	1	Pull-up tran	sistor ON			
DUO	Port P00	0	9 Pull-up transistor OFF				
PU00 pull-up transistor control bit 1 Pull-up transistor ON				sistor ON			

Note: "W" represents write enabled.

2.7 RAM back-up

(5) Pull-up control register PU1

Register PU1 controls the ON/OFF of the ports P10–P13 pull-up transistor. Set the contents of this register through register A with the **TPU1A** instruction. Table 2.7.8 shows the pull-up control register PU1.

Table 2.7.8 Pull-up control register PU1

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	W		
	Port P13/INT	0	Pull-up tran	sistor OFF			
PU13	pull-up transistor control bit	1	sistor ON				
	Port P12/CNTR	0	0 Pull-up transistor OFF				
PU12	pull-up transistor control bit	1	Pull-up transistor ON				
	Port P11	0	Pull-up transistor OFF				
PU11	pull-up transistor control bit	1	Pull-up transistor ON				
PU10	Port P10	0	Pull-up transistor OFF				
FUIU	pull-up transistor control bit	1	Pull-up transistor ON				

Note: "W" represents write enabled.

(6) Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P20, P21, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the **TPU2A** instruction. Table 2.7.9 shows the pull-up control register PU2.

Table 2.7.9 Pull-up control register PU2

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained	W			
	Port D ₃ /K	0	0 Pull-up transistor OFF					
PU23	pull-up transistor control bit	1	1 Pull-up transistor ON					
	Port D ₂ /C	0 Pull-up transistor OFF						
PU22	pull-up transistor control bit	1	Pull-up transistor ON					
PU21	Port P21/AIN1	0	Pull-up transistor OFF					
PUZ1	pull-up transistor control bit	1	Pull-up transistor ON					
Pulae Port P20/AIN0 0 Pull-up transistor OFF		sistor OFF						
PU20	pull-up transistor control bit	1	Pull-up transistor ON					

Note: "W" represents write enabled.

2.7 RAM back-up

(7) Interrupt control register I1

The INT pin timer 1 control enable bit is assigned to bit 0, INT pin edge detection circuit control bit is assigned to bit 1, interrupt valid waveform for INT pin/return level selection bit is assigned to bit 2 and INT pin input control bit is assigned to bit 3.

Set the contents of this register through register A with the TI1A instruction.

In addition, the **TAI1** instruction can be used to transfer the contents of register I1 to register A. Table 2.7.10 shows the interrupt control register I1.

	Interrupt control register I1		et:00002	at RAM back-up : state retained	R/W		
110	I13 INT pin input control bit (Note 2)		INT pin input disabled				
113		1	INT pin inp	ut enabled			
	Interrupt valid waveform for INT	0	Falling waveform ("L" level of INT pin is recognized with				
I12	Interrupt valid waveform for INT pin/return level selection bit (Note 2)	0	the SNZIO instruction)/"L" level				
112		1	Rising waveform ("H" level of INT pin is recognized with				
			the SNZIO	instruction)/"H" level			
I1 1	INT pin edge detection circuit	0	One-sided edge detected				
111	control bit	1	Both edges detected				
I1 0	INT pin	0	Disabled				
110	timer 1 control enable bit	1	Enabled				

Table 2.7.10 Interrupt control register I1

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, after the one instruction is executed, clear EXF0 flag with the SNZ0 instruction while the bit 0 (V10) of register V1 is "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

2.7.3 Notes on use

(1) Key-on wakeup function

After setting ports (P0, P1, D2/C, D3/K, P20/AIN0 and P21/AIN1 specified with register K0–K2) which key-on wakeup function is valid to "H," execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P13/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3
of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM backup mode (**POF** and **POF2** instructions) cannot be used.

2.8 Oscillation circuit

2.8 Oscillation circuit

The 4502 Group has an internal oscillation circuit to produce the clock required for microcomputer operation. The ceramic resonance and the RC oscillation can be used for the source clock.

After system is released from reset, the 4502 Group starts operation by the clock output from the ring oscillator which is the internal oscillator.

2.8.1 Oscillation circuit

(1) f(XIN) clock generating circuit

The ceramic resonator or RC oscillation can be used for the source oscillation (f(XIN)) of the MCU.

After system is released from reset, the 4502 Group starts operation by the clock output from the ring oscillator which is the internal oscillator. When the ceramic resonator is used, execute the **CMCK** instruction. When the RC oscillation is used, execute the **CRCK** instruction. The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the ring oscillator stop.

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the **CMCK** or the **CRCK** instruction is not executed in program, the 4502 Group operates by the ring oscillator.

(2) Ring oscillator operation

When the MCU operates by the ring oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 2.8.2).

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.




Fig. 2.8.1 Switch to ceramic resonance/RC oscillation




Fig. 2.8.2 Handling of XIN and XOUT when operating ring oscillator

2.8 Oscillation circuit

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 2.8.3).

As for the oscillation frequency, do not exceed the values shown in the Table 2.8.1.




Fig. 2.8.3 Ceramic resonator external circuit

		_		-	
Table 2.8.1	Maximum	value o	f oscillation	frequency a	nd supply voltage
	in a / in a / in a			noquono, u	

Supply voltage	(System clock)	Oscillation frequency
2.7 V (Note) to 5.5 V	(f(XIN)) High-speed mode	4.4 MHz
	(f(XIN)/2) Middle-speed mode	
	(f(XIN)/4) Low-speed mode	
	(f(XIN)/8) Default mode	

Note: System is in the reset state when the value is under the detection voltage.

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 2.8.4).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.




Fig. 2.8.4 External RC oscillation circuit

2.8 Oscillation circuit

2.8.2 Oscillation operation

System clock is supplied to CPU and peripheral device as the standard clock for the microcomputer operation. For the 4502 Group, the clock supplied from the ring oscillator (internal oscillator) or the ceramic resonance circuit, RC oscillation circuit is selected from the high-speed mode (f(XIN)), middle-speed mode (f(XIN)/2), low-speed mode (f(XIN)/4) or default mode (f(XIN)/8) with the register MR. Figure 2.8.5 shows the structure of the clock control circuit.




Fig. 2.8.5 Structure of clock control circuit

2.8.3 Notes on use

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the ring oscillator stop.

(2) Ring oscillator

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the ring oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the ring oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation (f(XIN)), note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.



- 3.1 Electrical characteristics
- 3.2 Typical characteristics
- 3.3 List of precautions
- 3.4 Notes on noise
- 3.5 Package outline

3.1 Electrical characteristics

3.1 Electrical characteristics

3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage P0, P1, P2, P3, D2/C, D3/K, RESET, XIN		-0.3 to VDD+0.3	V
Vi	Input voltage D0, D1, D4, D5		-0.3 to 13.0	V
Vi	Input voltage AIN0–AIN3		–0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, P3, D2/C, D3/K, RESET	O	–0.3 to VDD+0.3	V
Vo	Output voltage D0, D1, D4, D5	Output transistors in cut-off state	-0.3 to 13.0	V
Vo	Output voltage Xout		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

APPENDIX

3.1 Electrical characteristics

3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions 1


(Ta = -20 °C to 85 °C, VDD = 2.7 to 5.5 V, unless otherwise noted)

0	Deremeter		Canditiana			Limits			
Symbol	Parameter	Condition	IS	Min.	Тур.	Max.	Unit		
Vdd	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V		
		Middle-speed mode		(Note 1)					
		Low-speed mode							
		Default mode							
Vram	RAM back-up voltage	(at RAM back-up mode	with the POF2	1.8 (Note 2)			V		
		instruction)							
Vss	Supply voltage				0		V		
Vih	"H" level input voltage	P0, P1, P2, P3, D2, D3, X	(IN	0.8Vdd		Vdd	V		
Vih	"H" level input voltage	D0, D1, D4, D5		0.8Vdd		12	V		
Vih	"H" level input voltage	RESET		0.85Vdd		Vdd	V		
Vih	"H" level input voltage	С, К	VDD = 4.0 to 5.5 V	0.5Vdd		Vdd	V		
			VDD = 2.7 to 5.5 V	0.7Vdd		Vdd	V		
Vih	"H" level input voltage	CNTR, INT	CNTR, INT			Vdd	V		
Vil	"L" level input voltage	P0, P1, P2, P3, D0–D5, X	(IN	0		0.2Vdd	V		
Vil	"L" level input voltage	С, К		0		0.16Vdd	1		
VIL	"L" level input voltage	RESET		0		0.3Vdd	V		
VIL	"L" level input voltage	CNTR, INT		0		0.15Vdd			
IOL(peak)	"L" level peak output current	P2, P3, RESET	Vdd = 5.0 V			10	mA		
loL(peak)	"L" level peak output current	D0, D1	Vdd = 5.0 V			40	mA		
loL(peak)	"L" level peak output current	D2/C, D3/K, D4, D5	Vdd = 5.0 V			24	mA		
IOL(peak)	"L" level peak output current	P0, P1	VDD = 5.0 V			24	mA		
loL(avg)	"L" level average output current	P2, P3, RESET (Note 3)	Vdd = 5.0 V			5.0	mA		
loL(avg)	"L" level average output current	D0, D1 (Note 3)	Vdd = 5.0 V			30	mA		
loL(avg)	"L" level average output current	D2/C, D3/K, D4, D5 (Note 3)	VDD = 5.0 V			15	mA		
loL(avg)	"L" level average output current	P0, P1 (Note 3)	VDD = 5.0 V			12	mA		
ΣloL(avg)	"L" level total average current	P2, D, RESET				80	mA		
		P0, P1, P3				80	mA		

Notes 1: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (system enters into the reset state when the value is VRST or less). In the RAM back-up mode with the POF2 instruction, the voltage drop detection circuit stops.

3: The average output current (IOH, IOL) is the average value during 100 ms.



4502 Group User's Manual

3.1 Electrical characteristics

Table 3.1.3 Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 2.7 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditi	Limits			Unit	
Symbol	Falameter	Condition	ons	Min.	Тур.	Max.	
f(XIN)	Oscillation frequency	High-speed mode				4.4	MHz
	(with a ceramic resonator/	Middle-speed mode					
	RC oscillation) (Note)	Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode				3.2	MHz
	(with a ceramic resonator selected,	Middle-speed mode					
	external clock input)	Low-speed mode					
		Default mode					
Δ f(XIN)	Oscillation frequency error	$VDD = 5.0 V \pm 10 \%$,				±17	%
	(at RC oscillation, error value of	Ta = 25 °C, −20 to 85 °C					
	exteranal R, C not included)						
	Note: use 30 pF capacitor and vary external R						
f(CNTR)	Timer external input frequency	High-speed mode				f(XIN)/6	Hz
		Middle-speed mode				f(XIN)/12]
		Low-speed mode				f(XIN)/24]
		Default mode				f(XIN)/48	
tw(CNTR)	Timer external input period	High-speed mode		3/f(XIN)			s
	("H" and "L" pulse width)	Middle-speed mode		6/f(XIN)]
		Low-speed mode		12/f(XIN)]
		Default mode		24/f(XIN)			
TPON	Valid supply voltage rising time for	$\text{Vdd}=0\rightarrow2.0\text{ V}$				100	μs
	power-on reset circuit						

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics	$(Ta = -20 \degree C \text{ to } 85 \degree C, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ unless otherwise noted})$
--	---

Symbol	Parameter		Test conditions		Limits			Unit
Symbol			Test	Min.	Тур.	Max.	Unit	
Vol	"L" level output voltage P0, P1		VDD = 5.0 V	IOL = 12 mA			2.0	V
				IOL = 4.0 mA			0.9	
Vol	"L" level output	voltage P2, P3, RESET	VDD = 5.0 V	IOL = 5.0 mA			2.0	V
				IOL = 1.0 mA			0.6	
Vol	"L" level output	voltage D0, D1	VDD = 5.0 V	IOL = 30 mA			2.0	V
				IOL = 10 mA			0.9]
Vol	"L" level output	voltage D2/C, D3/K	Vdd = 5.0 V	IOL = 15 mA			2.0	V
				IOL = 5.0 mA			0.9	
Vol	"L" level output	voltage D4, D5	Vdd = 5.0 V	IOL = 15 mA			2.0	V
				IOL = 5.0 mA			0.9	
Ін	"H" level input current		VI = VDD				1.0	μA
	P0, P1, P2, P3, D2/C, D3/K, RESET							
Іін	"H" level input c	urrent D0, D1, D4, D5	VI = 12 V				1.0	μA
lı∟	"L" level input c	urrent P0, P1, P2, P3	VI = 0 V P0, P1, P2 No pull-up					μA
lı∟	"L" level input current		$VI = 0 V, D_2/C, D_3/K,$	No pull-up	-1.0			μA
	D0, D1, D2/C, D3/K, D4, D5							
Idd	Supply current	at active mode	VDD = 5.0 V	High-speed mode		1.7	5.0	mA
		(Notes 1, 2)	f(XIN) = 4.0 MHz	Middle-speed mode		1.3	3.9	
				Low-speed mode		1.1	3.3	1
				Default mode		1.0	3.0]
		at RAM back-up mode	VDD = 5.0 V			50	100	μA
		(POF instruction execution)						
		at RAM back-up mode	Ta = 25 °C			0.1	1.0	μA
	(POF2 instruction execution)		VDD = 5.0 V				10	
			VDD = 3.0 V				6.0	
Rpu	Pull-up resistor value		VI = 0 V, VDD = 5.0 V		30	60	150	kΩ
	P0, P1, P2, D2/	C, D3/K, RESET						
Vt+ – Vt–	Hysteresis INT,	CNTR	VDD = 5.0 V			0.25		V
Vt+ – Vt–	Hysteresis RES	T	VDD = 5.0 V			1.2		V
f(RING)	Ring oscillator of	lock frequency (Note 3)	Vdd = 5.0 V		1.0	2.0	3.0	MHz

Notes 1: The operation current of the voltage drop detection circuit is included.

2: When the A-D converter is used, the A-D operation current (IADD) is included.

3: When system operates by the ring oscillator, the system clock frequency is the ring oscillator clock divided by the dividing ratio selected with register MR.

3.1 Electrical characteristics

3.1.4 A-D converter recommended operating conditions

Table 3.1.5 A-D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	C		Unit			
Symbol	Farameter	Conditions		Min.	Тур.	Max.	Onit
Vdd	Supply voltage	Ta = 25 °C		2.7 (Note)		5.5	V
		Ta = -20 °C to 85 °C		3.0		5.5	V
VIA	Analog input voltage			0		VDD+2LSB	V
f(XIN)	Oscillation frequency	VDD = 2.7 to 5.5 V	High-speed mode	0.1			MHz
			Middle-speed mode	0.2			MHz
			Low-speed mode	0.4			MHz
		Default mode		0.8			MHz

Note: System is in the reset state when the value is the detection voltage of the voltage drop detection circuit or less.

Table 3.1.6 A-D converter characteristcs

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			- Unit
				Min.	Тур.	Max.	Onit
-	Resolution					10	bits
-	Linearity error	Ta = 25 °C, VDD = 2.7 to 5.5 V				±2.0	LSB
		Ta = -25 °C to 85	°C, VDD = 3.0 V to 5.5 V				
-	Differential non-linearity error	Ta = 25 °C, VDD =	2.7 to 5.5 V			±0.9	LSB
		Ta = -25 °C to 85 °C, VDD = 3.0 V to 5.5 V					
Vот	Zero transition voltage	VDD = 5.12 V		10	20	30	mV
VFST	Full-scale transition voltage	VDD = 5.12 V		5115	5125	5135	mV
IAdd	A–D operating current (Note 1)	VDD = 5.0 V	f(XIN) = 0.4 MHz to 4.0 MHz		0.3	0.9	mA
TCONV	A-D conversion time	f(XIN) = 4.0 MHz	High-speed mode			46.5	μs
			Middle-speed mode			93.0	
			Low-speed mode			186]
			Default mode			372]
-	Comparator resolution	Comparator mode				8	bits
-	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
-	Comparator comparison time	f(XIN) = 4.0 MHz	High-speed mode			6.0	μs
			Middle-speed mode			12]
			Low-speed mode			24	1
			Default mode			48	1

Notes 1: When the A-D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.

— Logic value of comparison voltage Vref—

$$V_{ref} = \frac{V_{DD}}{256} \times r$$

n = Value of register AD (n = 0 to 255)

3.1 Electrical characteristics

3.1.5 Voltage drop detection circuit characteristics

Table 3.1.7 Voltage drop detection circuit characteristics

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
Symbol	Falameter			Min.	Тур.	Max.	Onit
VRST	Detection voltage (Note 1)			2.7		4.2	V
VRSI	Detection voltage (Note 1)	Ta = 25 °C		3.3	3.5	3.7	
IRST	Operation current of voltage drop detection circuit	RAM back-up mode VDD = 5.0 (POF instruction execution) (Note 2)			50	100	μA

Notes 1: The detected voltage (VRST) is defined as the voltage when reset occurs while the supply voltage (VDD) is falling.

2: The voltage drop detection circuit is operating in the RAM back-up with the POF instruction (It stops in the RAM back-up with the POF2 instruction).

3.1.6 Basic timing diagram

	Machine cycle	Mi		Mi+1	
Parameter	Pin name			1	
Clock	XIN : high-speed mode (System clock = f(XIN))				
	XIN : middle-speed mode (System clock = f(XIN)/2)				Л
	XIN : low-speed mode (System clock = f(XIN)/4)				INN
	XIN : default mode (System clock = f(XIN)/8)	תתתחחח		וויויויויויויויויויויויויויויויויויויויו	
Port D output	D0, D1, D2/C, D3/K, D4, D5	X			
Port D input	D0, D1, D2/C, D3/K, D4, D5		X		
Port P0, P1, P2, P3 output	P00–P03 P10–P13 P20, P21 P30, P31	X			
Port P0, P1, P2, P3 input	P00–P03 P10–P13 P20, P21 P30, P31		X		
Timer output	CNTR			X	
Timer input	CNTR				
Interrupt input	INT				


APPENDIX

3.2 Typical characteristics


3.2 Typical characteristics

The data described below are characteristic examples for the 4502 Group. The data is not guaranteed value.


3.2.1 VDD-IDD characteristics



3.2 Typical characteristics









3.2 Typical characteristics

(5) R-I_{DD} characteristics (Ta = 25 °C, at RC oscillation, V_{DD} = 5 V, C = 33 pF)





Resistor R [kΩ]

(6) V_{DD} -I_{DD} characteristics (Ta = 25 °C, built-in ring oscillator)




3.2 Typical characteristics






3.2 Typical characteristics

3.2.2 Frequency characteristics










3.2 Typical characteristics




(3) RC oscillation frequency (R-f(X_{IN})) characteristics (V_{DD} = 5.0 V, Ta = 25 °C, C = 33pF)

3.2 Typical characteristics

3.2.3 Vol–IoL characteristics (V_DD = 5 V)


(1) Ports P0, P1



4502 Group User's Manual


APPENDIX 3.2 Typical characteristics

(3) Ports D0, D1





3.2 Typical characteristics


(5) Ports D4, D5



3.2 Typical characteristics








3.2 Typical characteristics


(3) Ports D4, D5




4502 Group User's Manual

3.2 Typical characteristics

(5) Ports C, K







4502 Group User's Manual

3.2 Typical characteristics

(7) INT pin, CNTR pin




3.2.5 VDD-RPU characteristics (Ports P0-P2, D2/C, D3/K, RESET)



4502 Group User's Manual


3.2 Typical characteristics






3.2 Typical characteristics


(3) f(XIN) = 1 MHz



(4) f(XIN) = 400 kHz




3.2 Typical characteristics



3.2.7 A-D converter operation current (VDD-AIDD) characteristics (Ta = 25 °C)

3.2.8 Voltage drop detection circuit characteristics




(1) Detection voltage (Mask ROM version)

3.2 Typical characteristics

APPENDIX


(2) Detection voltage (One Tim PROM version) 5.0 4.5 4.0 VRST [V] 3.5 3.0 2.5 2.0 -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 Ta [°C]





4502 Group User's Manual

3.2 Typical characteristics







Fig. 3.2.1 A-D conversion characteristics data

Figure 3.2.1 shows the A-D accuracy measurement data.

For the A-D converter characteristics, refer to the section 3.1 Electrical characteristics.

3.2 Typical characteristics

(1) VDD = 5.12 V, XIN = 4 MHz (high-speed mode), Ta = 25 °C



3.3 List of precautions

3.3.1 Program counter

Make sure that the PC_H does not specify after the last page of the built-in ROM.

3.3.2 Stack registers (SKs)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

3.3.3 Notes on I/O port

(1) Note when an I/O port is used as an input port

Set the output latch to "1" and input the port value before input. If the output latch is set to "0," "L" level can be input.

(2) Noise and latch-up prevention

Connect an approximate 0.1 μ F bypass capacitor directly to the V_{ss} line and the V_{DD} line with the thickest possible wire at the shortest distance, and equalize its wiring in width and length. The CNV_{ss} pin is also used as the V_{PP} pin (programming voltage = 12.5 V) at the One Time PROM

version.

Connect the CNVss/VPP pin to Vss through an approximate 5 k Ω resistor which is connected to the CNVss/VPP pin at the shortest distance.

(3) Note on multifunction

- The input/output of D₂, D₃, P1₂ and P1₃ can be used even when C, K, CNTR (input) and INT are selected.
- The input of P1₂ can be used even when CNTR (output) is selected.
- The input/output of P2₀, P2₁, P3₀ and P3₁ can be used even when A_{IN0}, A_{IN1}, A_{IN2} and A_{IN3} are selected.

(4) Connection of unused pins

Table 3.3.1 shows the connections of unused pins.

(5) SD, RD instructions

When the SD and RD instructions are used, do not set "01102" or more to register Y.

(6) Analog input pins

When both analog input A_{IN0} - A_{IN3} and I/O ports P2 and P3 function are used, note the following; • Selection of analog input pins

Even when $P2_0/A_{IN0}$, $P2_1/A_{IN1}$, $P3_0/A_{IN2}$, $P3_1/A_{IN3}$ are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1."

Also, the port input function of the pin functions as an analog input is undefined.

(7) Notes on port P1₃/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

3.3 List of precautions

	Connections of unused pins	
Pin	Connection	Usage condition
Xin	Connect to Vss.	System operates by the ring oscillator. (Note 1)
Xout	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the ring oscillator. (Note 1)
Do, D1	Open. (Output latch is set to "1.")	
D4, D5	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D ₂ /C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D₃/K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P1 ₃ /INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT
		pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not
		selected. (Notes 2, 3)
P30/AIN2	Open. (Output latch is set to "1.")	·
P31/AIN3	Open. (Output latch is set to "0.")	
	Connect to Vss.	

Table 3.3.1 Connections of unused pins

Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the ring oscillator (internal oscillator).

2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.

3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.

4: When selecting the key-on wakeup function, select also the pull-up function.

5: Clear the bit 3 (I1₃) of register I1 to "0" to disable to input to INT pin (after reset: I1₃ = "0")

(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

3.3.4 Notes on interrupt

(1) Setting of INT interrupt valid waveform

Set a value to the bit 2 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(2) Setting of INT pin input control

Set a value to the bit 3 of register I1, and execute the **SNZ0** instruction to clear the EXF0 flag to "0" after executing at least one instruction.

Depending on the input state of P1₃/INT pin, the external interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.

(3) Multiple interrupts

Multiple interrupts cannot be used in the 4502 Group.

(4) Notes on interrupt processing

When the interrupt occurs, at the same time, the interrupt enable flag INTE is cleared to "0" (interrupt disable state). In order to enable the interrupt at the same time when system returns from the interrupt, write **EI** and **RTI** instructions continuously.

(5) P1₃/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.1 ①) and then, change the bit 3 of register I1.

In addition, execute the **SNZ0** instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 3.3.1 @).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.1 3).

:				
LA	4 ; (XXX02)			
TV1A	; The SNZ0 instruction is valid ①			
LA	8 ; (1XXX ₂)			
TI1A	; Control of INT pin input is changed			
NOP	;2			
SNZ0	; The SNZ0 instruction is executed			
	(EXF0 flag cleared)			
NOP	;3			
:				
X : these bits are not used here.				

Fig. 3.3.1 External 0 interrupt program example-1

3.3 List of precautions

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 3.3.2 ①).

:	
LA	0; (00××2)
TI1A DI	; Input of INT disabled
EPOF	
POF	; RAM back-up
:	V : these bits are not used here
	X : these bits are not used here.

Fig. 3.3.2 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P1₃/INT pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

• Depending on the input state of the P1₃/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 3.3.3 ①) and then, change the bit 2 of register I1.

In addition, execute the **SNZ0** instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 3.3.3 0).

Also, set the **NOP** instruction for the case when a skip is performed with the **SNZ0** instruction (refer to Figure 3.3.3 3).

:	
LA	4 ; (XXX02)
TV1A	; The SNZ0 instruction is valid ①
LA	12
TI1A	; Interrupt valid waveform is changed
NOP	
SNZ0	; The SNZ0 instruction is executed (EXF0 flag cleared)
NOP	
	X : these bits are not used here.

Fig. 3.3.3 External 0 interrupt program example-3

(6) Power down instruction

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction.

3.3.5 Notes on timer

(1) Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

(2) Count source

Stop timer 1 or 2 counting to change its count source.

(3) Reading the count values Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(4) Writing to the timer

Stop timer 1 or 2 counting and then execute the **T1AB** or **T2AB** instruction to write its data.

(5) Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflow.

(6) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(7) Pulse width input to CNTR pin

Table 3.3.2 shows the recommended operating condition of pulse width input to CNTR pin.

Table 3.3.2 Recommended operating condition of pulse width input to CNTR pin

Parameter	Condition	Rating value			Unit	
	Condition	Min.	Тур.	Max.		
Timer external input period	High-speed mode	3/f(X _{IN})				
("H" and "L" pulse width)	Middle-speed mode	6/f(X _{IN})			6	
	Low-speed mode	12/f(XIN)			S	
	Default mode	24/f(XIN)				

3.3 List of precautions

3.3.6 Notes on A-D conversion

(1) Note when the A-D conversion starts again


When the A-D conversion starts again with the **ADST** instruction during A-D conversion, the previous input data is invalidated and the A-D conversion starts again.

(2) A-D converter-1

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/ discharge noise is generated and the sufficient A-D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins.

Figure 3.3.4 shows the analog input external circuit example-1.

When the overvoltage applied to the A-D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 3.3.5. In addition, test the application products sufficiently.






Fig. 3.3.5 Analog input external circuit example-2

Fig. 3.3.4 Analog input external circuit example-1

(3) Notes for the use of A-D conversion 2

When the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode with bit 3 of register Q1 in a program, be careful about the following notes.

- Clear bit 2 of register V2 to "0" to change the operating mode of the A-D converter from the comparator mode to the A-D conversion mode with bit 3 of register Q1 (refer to Figure 3.3.6⁽¹⁾).
- The A-D conversion completion flag (ADF) may be set when the operating mode of the A-D converter is changed from the comparator mode to the A-D conversion mode. Accordingly, set a value to bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.
 Do not change the operating mode (both A-D conversion mode and comparator mode) of A-D converter with bit 3 of register Q1 during operating the A-D converter.




Fig. 3.3.6 A-D converter operating mode program example

(4) A-D converter is used at the comparator mode

The analog input voltage is higher than the comparison voltage as a result of comparison, the contents of ADF flag retains "0," not set to "1."

In this case, the A-D interrupt does not occur even when the usage of the A-D interrupt is enabled. Accordingly, consider the time until the comparator operation is completed, and examine the state of ADF flag by software. The comparator operation is completed after 8 machine cycles.

(5) Analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2 and P31/AIN3 are set to pins for analog input, they continue to function as P2 and P3 I/O. Accordingly, when any of them are used as these ports and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

(6) TALA instruction

When the **TALA** instruction is executed, the low-order 2 bits of register AD is transferred to the highorder 2 bits of register A, and simultaneously, the low-order 2 bits of register A is "0."

(7) Recommended operating conditions when using A-D converter

The recommended operating conditions of supply voltage and system clock frequency when using A-D converter are different from those when not using A-D converter.

Table 3.3.3 shows the recommended operating conditions when using A-D converter.

Parameter	Condition		Limits		
			Тур.	Max.	Unit
System clock frequency	k frequency VDD = VRST to 5.5 V (high-speed mode)			4.4	
(at ceramic resonance or	VDD = VRST to 5.5 V (middle-speed mode)	0.1		2.2	ĺ
RC oscillation) (Note 2)	RC oscillation) (Note 2) VDD = VRST to 5.5 V (low-speed mode)			1.1]
	VDD = VRST to 5.5 V (default mode)	0.1		0.5	MHz
System clock frequency	VDD = VRST to 5.5 V (high-speed mode)	0.1		3.2	101112
(ceramic resonance	VDD = VRST to 5.5 V (middle-speed mode) Duty	0.1		1.6	
selected, at external	VDD = VRST to 5.5 V (low-speed mode) 40 % to 60 %	0.1		0.8	
clock input)	VDD = VRST to 5.5 V (default mode)	0.1		0.4	

Table 3.3.3 Recommended operating conditions (when using A-D converter)

Notes 1: VRST: Detection voltage of voltage drop detection circuit.

2: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

3.3.7 Notes on reset

(1) Register initial value

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, the time for the supply voltage to rise from 0 V to 2.0 V must be set to 100 μ s or less. If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

3.3 List of precautions

3.3.8 Notes on RAM back-up

(1) Key-on wakeup function

After setting ports (P0, P1, D_2/C , D_3/K , P_{20}/A_{IN0} and P_{21}/A_{IN1} specified with register K0–K2) which keyon wakeup function is valid to "H," execute the **POF** or **POF2** instruction.

If one of ports which key-on wakeup function is valid is in the "L" level state, system returns from the RAM back-up after the **POF** or **POF2** instruction is executed.

(2) POF instruction, POF2 instruction

Execute the **POF** or **POF2** instruction immediately after executing the **EPOF** instruction to enter the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the **POF** or **POF2** instruction.

Be sure to disable interrupts by executing the **DI** instruction before executing the **EPOF** instruction and the **POF** or **POF2** instruction.

(3) Return from RAM back-up

After system returns from RAM back-up, set the undefined registers and flags.

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Watchdog timer

The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the **DWDT** instruction and the **WRST** instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

(5) P1₃/INT pin

When the bit 3 of register I1 is cleared, the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

When the key-on wakeup function of port P1₃ is not used (register K1₃ = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode.

(6) External clock

When the external signal clock is used as the source oscillation $(f(X_{IN}))$, note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

3.3.9 Notes on oscillation control

(1) Clock control

Execute the **CMCK** or the **CRCK** instruction in the initial setting routine of program (executing it in addres 0 in page 0 is recommended).

The oscillation circuit by the **CMCK** or **CRCK** instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuits and the ring oscillator stop.

(2) Ring oscillator

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the ring oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the ring oscillator clock.

(3) External clock

When the external signal clock is used as the source oscillation $(f(X_{IN}))$, note that the RAM back-up mode (**POF** and **POF2** instructions) cannot be used.

(4) Value of a part connected to an oscillator

Values of a capacitor and a resistor of the oscillation circuit depend on the connected oscillator and the board. Accordingly, consult the oscillator manufacturer for values of each part connected the oscillator.

3.3.10 Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

3.4 Notes on noise

3.4 Notes on noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Package

Select the smallest possible package to make the total wiring length short.

Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.




Fig. 3.4.1 Selection of packages

(2) Wiring for $\overline{\text{RESET}}$ input pin

Make the length of wiring which is connected to the RESET input pin as short as possible. Especially, connect a capacitor across the RESET input pin and the Vss pin with the shortest possible wiring.

Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required. If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.4.2 Wiring for the RESET input pin

3.4 Notes on noise

(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.4.3 Wiring for clock I/O pins

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

Reason

The operation mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the operation mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 3.4.4 Wiring for CNVss pin

3.4 Notes on noise

- (5) Wiring to VPP pin of built-in PROM version In the built-in PROM version of the 4502 Group, the CNVss pin is also used as the built-in PROM power supply input pin VPP.
 - When the VPP pin is also used as the CNVss pin

Connect an approximately 5 k Ω resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible (refer to **Figure 3.4.5**)

Note: Even when a circuit which included an approximately 5 k Ω resistor is used in the Mask ROM version, the microcomputer operates correctly.

Reason

The VPP pin of the built-in PROM version is the power source input pin for the builtin PROM. When programming in the builtin PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 3.4.5 Wiring for the VPP pin of the built-in PROM version

3.4.2 Connection of bypass capacitor across Vss line and VDD line

Connect an approximately 0.1 μ F bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig. 3.4.6 Bypass capacitor across the Vss line and the VDD line

3.4 Notes on noise

3.4.3 Wiring to analog input pins

- Connect an approximately 100 Ω to 1 k Ω resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.

Reason

Signals which is input in an analog input pin (such as an A-D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.




Fig. 3.4.7 Analog signal line and a resistor and a capacitor

3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.4.8 Wiring for a large current signal line

3.4 Notes on noise

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.4.9 Wiring to a signal line where potential levels change frequently

(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the VSS pattern to the microcomputer VSS pin with the shortest possible wiring. Besides, separate this VSS pattern from other VSS patterns.




Fig. 3.4.10 Vss pattern on the underside of an oscillator

3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing. <The main routine>

 Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

 $N+1 \ge {Counts of interrupt processing executed in each main routine)}$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.





Fig. 3.4.11 Watchdog timer by software

3.5 Package outline

3.5 Package outline



MITSUBISHI SEMICONDUCTORS USER'S MANUAL 4502 Group

Oct. First Edition 2002

Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©2002 MITSUBISHI ELECTRIC CORPORATION

User's Manual 4502 Group

