GENERAL DESCRIPTION

The HI-8010 & HI-8110 high voltage display drivers are constructed of MOS P Channel and N Channel enhancement mode devices in a single monolithic structure. They are designed to drive high voltage liquid crystal displays by converting low level input signals (TTL on the HI-8010 and CMOS on the HI-8110) to high voltage drive signals.

Both devices can drive up to 38 segments and require minimal display-to-data source interfacing. Serial data is loaded and held in internal latches until new display data is received.

The HI-8010 & HI-8110 are available in a variety of ceramic and plastic packaging including leaded and leadless chip carriers; and J-lead and gull-wing quad flat packs.

FEATURES

- 5 volt input translated to 30 volts or less

- Pin-out adaptable to drive 30, 32 or 38 LCD segments

- RC oscillator or high voltage (BP) clock input

- TTL compatible inputs (HI-8010 only)

- CMOS compatible inputs (HI-8110 only)

- Low power consumption

- Industrial (-40°C to +85°C) & Military (-55°C to +125°C) temperature ranges

- Pin for pin compatible with the Micrel MIC8010/8011 series and the AMI S4520 series drivers

- Cascadable

- Military level processing available

APPLICATIONS

- Dichroic Liquid Crystal Displays

- Standard Liquid Crystal Displays

- Vacuum Fluorescent Displays

- MEMS Drivers

PIN CONFIGURATION (Top View)

HI-8010PQI
HI-8110PQI
HI-8010PQT
&
HI-8110PQT

52 - PIN
PLASTIC QFP

(See page 5 for additional package pin configurations)

FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

SYMBOL	FUNCTION	DESCRIPTION	
VSS	POWER	0 Volts	
$\overline{CS}$	INPUT	Logic input	Chip select
$\overline{CL}$	INPUT	Logic input	Clocks shift register on negative edge and DOUT pins on positive edge
LD	INPUT	Logic input	Segment outputs equal shift register data if Load is high
DIN	INPUT	Logic input	Shift register data input
LCD0	INPUT	Analog input	Display clock input and is always bonded out. Can swing from VEE to VDD
LCD0OPT	OUTPUT	Analog output	Bonded out only if an RC oscillator is required
VDD	POWER	5 Volts	
VEE	POWER	0 Volts to -30 Volts	
DOUT	OUTPUT	Logic output	Selected pinout can provide shift register taps at positions 30, 32, 34, or 38
BP	OUTPUT	Display drive output	Low resistance drive for the backplane and swings from VDD to VEE
Segments	OUTPUT	Display drive output	High resistance drive for each segment and swings from VDD to VEE

FUNCTIONAL DESCRIPTION

Whenever a Logic "0" is applied to the Chip Select ($\overline{CS}$) input, one bit of data is clocked into the shift register from the serial data input (DIN) with each negative transition of the Clock ($\overline{CL}$) input. $\overline{CS}$ is internally tied to VSS on some versions. A Logic "1" present at the Load (LD) input will cause a parallel transfer of data from the shift register to the data latch. If the Load (LD) input is held high while data is clocked into the shift register, the latch will be transparent. All four logic inputs are TTL compatible on the HI-8010 and CMOS compatible on the HI-8110.

To display segments, a Logic "1" is stored in the appropriate shift register bit position, and the segment output is out-of-phase with the backplane.

The backplane output functions in 1 of 2 modes; externally driven or self-oscillating. When the LCDØ input is externally driven with the LCDØOPT input open circuit (Figure 2), the backplane output will be in-phase with LCDØ. Utilizing the self-oscillating mode, inputs LCDØ and LCDØOPT are tied together and connected to an RC circuit (Figure 3). A 150KΩ resistor with a 470pF capacitor generates an approximate backplane frequency of 100Hz. The LCDØ/LCDØOPT oscillator frequency is divided by 256 to determine the backplane output frequency. The resistor value (R) must be at least 30KΩ for proper self-oscillator operation.

For displays having a number of segments greater than 38, two or more of the display drivers may be cascaded together by connecting the serial data output (DOUT) from the first driver, to the serial data input (DIN) of the following driver, etc. (See Figures 2 & 3). Data out (DOUT) will change state on the rising edge of the Clock ($\overline{CL}$). Clock ($\overline{CL}$), Load (LD) and Chip Select ($\overline{CS}$) should be tied in common with each other, respectively, between all cascaded display drivers.

INTERNAL OSCILLATOR CIRCUIT

Figure 1

CASCADING - EXT. OSCILLATOR

LD
CL
CS

CS CL LD	CS CL LD	CS CL LD
DIN DOUT	DIN DOUT	DIN DOUT
HI-8010J-85	HI-8010J-85	HI-8010J-85
LCDØ BP	LCDØ BP	LCDØ BP

SEGMENTS 1 - 32   SEGMENTS 33 - 64   BACK PLANE   SEGMENTS 65 - 96

Figure 2

CASCADING - RC OSCILLATOR

LD
CL
CS

150KΩ

CS CL LD	CS CL LD	CS CL LD
DIN DOUT	DIN DOUT	DIN DOUT
HI-8110PQI	HI-8110PQI	HI-8110PQI
LCDØ BP	LCDØ BP	LCDØ BP
LCDØ OPT	LCDØ OPT	LCDØ OPT

470pf

SEGMENTS 1 - 38   SEGMENTS 39 - 76   BACK PLANE   SEGMENTS 77 - 114

Figure 3

ABSOLUTE MAXIMUM RATINGS

Voltages referenced to VSS = 0V

Supply Voltage VDD........................ 0V to 7V VEE................VDD-35V to 0V	Power Dissipation...300 mW
Voltage at any input, except LCDØ..-0.3 to VDD+0.3V	Operating Temperature Range - Industrial........-40° to +85°C
	Operating Temperature Range - Hi-Temp/Mil..-55° to +125°C
Voltage at LCDØ input...............VDD-35 to VDD+0.3V	Operating Temperature Range - Hi-Temp/Mil..-55° to +125°C
DC Current any input pin.................................10 mA	Storage Temperature Range...........................-65° to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Operating Voltage	VDD		3.0		7.0	V
Supply Current (Static, No Load)	IDD	@+85°C, f$_{BP}$=0Hz			200	μA
		@ +125°C, f$_{BP}$=0Hz			300	μA
	IEE	@ +125°C, f$_{BP}$=100Hz			150	μA
Input Low Voltage, HI-8010 (except LCDØ)	VIL$_{TTL}$		0		0.8	V
Input High Voltage, HI-8010 (except LCDØ)	VIH$_{TTL}$		2		VDD	V
Input Low Voltage, HI-8110 (except LCDØ)	VIL$_{CMOS}$		0		0.3 VDD	V
Input High Voltage, HI-8110 (except LCDØ)	VIH$_{CMOS}$		0.7 VDD		VDD	V
Input Low Voltage (LCDØ)	VILX		VEE		3	V
Input High Voltage (LCDØ)	VIHX		3.5		VDD	V
Input Current	IIN	VIN = 0 to 5V			1	μA
Input Capacitance (not tested)	CI				5	pF
Segment Output Impedance	RSEG	IL = 10μA		10	15	KΩ
Backplane Output Impedance	RBP	IL = 10μA @ 25°C		450	600	Ω
Data Out Current:	IDOH	Source Current, VOH = 4.5V			-0.6	mA
	IDOL	Sink Current, VOL = 0.5V	0.6			mA

AC ELECTRICAL CHARACTERISTICS

VDD = 5V, VEE = -25V, VSS = 0V, TA = Operating Temperature Range (unless otherwise specified).

| PARAMETER	SYMBOL	VDD	MIN	TYP	MAX	UNITS
Clock Period	t$_{CL}$	5V	1200			ns
Clock Pulse Width	t$_{CW}$	5V	520			ns
Data In - Setup	t$_{DS}$	5V	50			ns
Data In - Hold	t$_{DH}$	5V	400			ns
Chip Select - Setup to Clock	t$_{CSS}$	5V	200			ns
Chip Select - Hold to Clock	t$_{CSH}$	5V	450			ns
Load - Setup to Clock	t$_{LS}$	5V	500			ns
Chip Select - Setup to Load	t$_{CSL}$	5V	300			ns
Load Pulse Width	t$_{LW}$	5V	500			ns
Chip Select - Hold to Load	t$_{LCS}$	5V	300			ns
Data Out Valid, from Clock	t$_{CDO}$	5V			800	ns

TIMING DIAGRAM

ADDITIONAL HI-8010/HI-8110 PIN CONFIGURATIONS

(See page 1 for the 52-Pin Plastic QFP)

HI-8010J-85 & HI-8110J-85

44 - PIN PLASTIC PLCC

Top row pins: S26 (6), S25 (5), S24 (4), S23 (3), S22 (2), S21 (1), S20 (44), DOUT 32 (43), BP (42), S19 (41), S18 (40)

Left side pins: S27 (7), S28 (8), S29 (9), S30 (10), S31 (11), S32 (12), N/C (13), V$_{SS}$ (14), $\overline{CS}$ (15), $\overline{CL}$ (16), LD (17)

Right side pins: S17 (39), S16 (38), S15 (37), V$_{EE}$ (36), S14 (35), S13 (34), S12 (33), S11 (32), S10 (31), S9 (30), S8 (29)

Bottom row pins: DIN (18), LCDØ (19), LCDØOPT (20), V$_{DD}$ (21), S1 (22), S2 (23), S3 (24), S4 (25), S5 (26), S6 (27), S7 (28)

HI-8010CLM-36 & HI-8110CLM-36

40 - PIN CERAMIC LCC

Top row pins: LCDØ (5), DIN (4), LD (3), $\overline{CL}$ (2), V$_{SS}$ (1), S30 (40), S29 (39), S28 (38), S27 (37), S26 (36)

Left side pins: LCDØOPT (6), V$_{DD}$ (7), S1 (8), S2 (9), S3 (10), S4 (11), S5 (12), S6 (13), S7 (14), S8 (15)

Right side pins: S25 (35), S24 (34), S23 (33), S22 (32), S21 (31), S20 (30), DOUT 30 (29), BP (28), S19 (27), S18 (26)

Bottom row pins: S9 (16), S10 (17), S11 (18), S12 (19), S13 (20), S14 (21), V$_{EE}$ (22), S15 (23), S16 (24), S17 (25)

HI-8010CLM-32 & HI-8110CLM-32

48 - PIN CERAMIC LCC

Top row pins: DIN (6), LD (5), $\overline{CL}$ (4), V$_{SS}$ (3), S36 (2), S35 (1), S34 (48), S33 (47), S32 (46), S31 (45), S30 (44), S29 (43)

Left side pins: LCDØ (7), LCDØOPT (8), V$_{DD}$ (9), S37 (10), S38 (11), S1 (12), S2 (13), S3 (14), S4 (15), S5 (16), S6 (17), S7 (18)

Right side pins: S28 (42), S27 (41), S26 (40), S25 (39), S24 (38), S23 (37), S22 (36), S21 (35), S20 (34), DOUT 38 (33), BP (32), S19 (31)

Bottom row pins: S8 (19), S9 (20), S10 (21), S11 (22), S12 (23), S13 (24), S14 (25), V$_{EE}$ (26), S15 (27), S16 (28), S17 (29), S18 (30)

ORDERING INFORMATION

HI - <u>8X10</u> J <u>x</u> - 85   (44-pin Plastic J-Lead PLCC) (44J)

PART NUMBER	LEAD FINISH
Blank	Tin / Lead (Sn / Pb) Solder
F	100% Matte Tin (Pb-free, RoHS compliant)

PART NUMBER	INPUT LOGIC	NUMBER OF SEGMENTS	MASTER/ SLAVE	TEMPERATURE RANGE	FLOW	BURN IN
8010	TTL	32	BOTH	-40°C TO +85°C	I	NO
8110	CMOS	32	BOTH	-40°C TO +85°C	I	NO

HI - <u>8X10PQ</u> <u>x</u> <u>x</u>   (52-pin Plastic Quad Flat Pack PQFP) (52PCS)

PART NUMBER	LEAD FINISH
Blank	Tin / Lead (Sn / Pb) Solder
F	100% Matte Tin (Pb-free, RoHS compliant)

PART NUMBER	NUMBER OF SEGMENTS	MASTER/ SLAVE	TEMPERATURE RANGE	FLOW	BURN IN
I	38	BOTH	-40°C TO +85°C	I	NO
T	38	BOTH	-55°C TO +125°C	T	NO

PART NUMBER	INPUT LOGIC
8010PQ	TTL
8110PQ	CMOS

HI - <u>8X10CLM</u> <u>-xx</u> (Ceramic Leadless Chip Carrier LCC) (40S or 48S)

PART NUMBER	MASTER/ SLAVE	NUMBER OF SEGMENTS	NUMBER OF LEADS	FLOW	BURN IN	LEAD FINISH
-32	BOTH	38	48	M	YES	Tin / Lead (Sn / Pb) Solder
-36	BOTH	30	40	M	YES	Tin / Lead (Sn / Pb) Solder

| PART NUMBER	INPUT LOGIC	TEMPERATURE RANGE
8010CLM	TTL	-55°C TO +125°C
8110CLM	CMOS	-55°C TO +125°C

SEMI-CUSTOM PACKAGING

The above part numbers represent the standard configurations of the HI-8010 & HI-8110 products. They can also be provided with a varied number of output segments (30, 32 and 38), with either industrial or military screening and in a wide variety of packages. Listed below are currently available packages. Please contact the Holt Sales Department for your specific requirements.

PACKAGE DESCRIPTION	# LEADS
PLASTIC DUAL-IN-LINE (PDIP)	40
	48
PLASTIC QUAD FLAT PACK (PQFP)	52
PLASTIC J-LEAD CHIP CARRIER (PLCC)	44
CERAMIC DUAL-IN-LINE (CDIP)	40
	48
CERAMIC LEADLESS CHIP CARRIER (LCC)	40
	48
CERAMIC J-LEAD CHIP CARRIER	44
	48
CERAMIC LEADED CHIP CARRIER	40
	48

HOLT
INTEGRATED CIRCUITS INC.

44-PIN PLASTIC PLCC

inches (millimeters)

Package Type: 44J

PIN NO. 1

PIN NO. 1 IDENT

.045 x 45°

.045 x 45°

.690 ±.005
(17.526 ±.127)
SQ.

.653 ±.004
(16.586 ±.102)
SQ.

.050
(1.27) BSC

.031±.005
(.787 ±.127)

.017 ±.004
(.432 ±.102)

See Detail A

.173 ±.008
(4.394 ±.203)

.610 ±.020
(15.494±.508)

.010 ± .001
(.254 ± .03)

.020
(.508) min

DETAIL A

R .035±.010
(.889 ±.254)

BSC = "Basic Spacing between Centers"
is theoretical true position dimension and
has no tolerance. (JEDEC Standard 95)

52-PIN PLASTIC QUAD FLAT PACK (PQFP)

inches (millimeters)

Package Type: 52PQS

.520
(13.2) BSC SQ

.394
(10.0) BSC SQ

.0256
(.65) BSC

.012 ± .003
(.30 ± .08)

.035 ± .006
(.88 ± .15)

.063
(1.6) typ

See Detail A

.084 ± .013
(2.13 ± .32)

.008
(.20) min

.008 ± .003
(.215 ± .085) R min

.079 ± .008
(2.00 ± .20)

.005
(.13) R min

0° ≤ Θ ≤ 7°

BSC = "Basic Spacing between Centers"
is theoretical true position dimension and
has no tolerance. (JEDEC Standard 95)

DETAIL A

40-PIN CERAMIC LEADLESS CHIP CARRIER

inches (millimeters)

Package Type: 40S

PIN 1 IDENT.

$\frac{.085}{(2.159)}$ max

$\frac{.044 \pm .011}{(1.118 \pm .280)}$

PIN 1 IDENT.

$\frac{.484 \pm .009}{(12.294 \pm .228)}$ SQ.

$\frac{.020 \pm .003}{(.508 \pm .076)}$

$\frac{.040}{(1.016)}$ BSC

BSC = "Basic Spacing between Centers"
is theoretical true position dimension and
has no tolerance. (JEDEC Standard 95)

48-PIN CERAMIC LEADLESS CHIP CARRIER

inches (millimeters)

Package Type: 48S

PIN 1 IDENT.

$\frac{.090}{(2.286)}$ max

$\frac{.040 \pm .007}{(1.016 \pm .178)}$

PIN 1 IDENT.

$\frac{.563 \pm .009}{(14.300 \pm .228)}$ SQ.

$\frac{.020}{(.508)}$ typ

$\frac{.020}{(.508)}$ typ

$\frac{.040}{(1.016)}$ BSC

BSC = "Basic Spacing between Centers"
is theoretical true position dimension and
has no tolerance. (JEDEC Standard 95)