

**FEATURES**

- ❑ 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ❑ Auto-Powerdown™ Design
- ❑ Advanced CMOS Technology
- ❑ High Speed — to 12 ns maximum
- ❑ Low Power Operation
  - Active:
    - 425 mW typical at 25 ns
    - Standby (typical):
      - 400µW (L7C185)
      - 200 µW (L7C185-L)
- ❑ Data Retention at 2 V for Battery Backup Operation
- ❑ DESC SMD No. 5962-38294
- ❑ Available 100% Screened to MIL-STD-883, Class B
- ❑ Plug Compatible with IDT7164, Cypress CY7C185/186
- ❑ Package Styles Available:
  - 28-pin Plastic DIP
  - 28-pin Ceramic DIP
  - 28-pin Plastic SOJ
  - 28-pin Ceramic Flatpack
  - 28-pin Ceramic LCC
  - 32-pin Ceramic LCC

**DESCRIPTION**

The **L7C185** is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L7C185 and 50 mW (typical) for the L7C185-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low

as 2 V. The L7C185 and L7CL185-L consume only 30 µW and 15 µW (typical) respectively at 3 V, allowing effective battery backup operation.


The L7C185 provides asynchronous (unlocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving  $\overline{CE1}$  and  $\overline{OE}$  LOW, and CE2 and  $\overline{WE}$  HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{CE1}$  or  $\overline{OE}$  is HIGH, or CE2 or  $\overline{WE}$  is LOW.

Writing to an addressed location is accomplished when the active-low  $\overline{CE1}$  and  $\overline{WE}$  inputs are both LOW, and CE2 is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.

**L7C185 BLOCK DIAGRAM**



**64K Static RAMs**

**MAXIMUM RATINGS** Above which useful life may be impaired (Notes 1, 2)

Storage temperature .....	-65°C to +150°C
Operating ambient temperature .....	-55°C to +125°C
V <sub>CC</sub> supply voltage with respect to ground .....	-0.5 V to +7.0 V
Input signal with respect to ground .....	-3.0 V to +7.0 V
Signal applied to high impedance output .....	-3.0 V to +7.0 V
Output current into low outputs .....	25 mA
Latchup current .....	> 200 mA

**OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V <sub>CC</sub> ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ V <sub>CC</sub> ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V <sub>CC</sub> ≤ 5.5 V

**ELECTRICAL CHARACTERISTICS** Over Operating Conditions (Note 5)




Symbol	Parameter	Test Condition	L7C185			L7C185-L			Unit
			Min	Typ	Max	Min	Typ	Max	
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4.0 mA	2.4			2.4			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4			0.4	V
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> +0.3	2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	V
I <sub>Ix</sub>	Input Leakage Current	Ground ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		+10	-10		+10	μA
I <sub>OZ</sub>	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μA
I <sub>CC2</sub>	V <sub>CC</sub> Current, TTL Inactive	(Note 7)		12	25		10	15	mA
I <sub>CC3</sub>	V <sub>CC</sub> Current, CMOS Standby	(Note 8)		80	300		40	150	μA
I <sub>CC4</sub>	V <sub>CC</sub> Current, Data Retention	V <sub>CC</sub> = 3.0 V (Note 9)		10	150		5	50	μA
C <sub>IN</sub>	Input Capacitance	Ambient Temp = 25°C, V <sub>CC</sub> = 5.0 V			5			5	pF
C <sub>OUT</sub>	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF

Symbol	Parameter	Test Condition	L7C185-					Unit
			25	20	15	12	Unit	
I <sub>CC1</sub>	V <sub>CC</sub> Current, Active	(Note 6)	115	135	160	195	mA	

**64K Static RAMs**

**SWITCHING CHARACTERISTICS** *Over Operating Range*
**READ CYCLE** *Notes 5, 11, 12, 22, 23, 24 (ns)*

Symbol	Parameter	L7C185-							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Read Cycle Time	25		20		15		12	
tAVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12
tAXQX	Address Change to Output Change	3		3		3		3	
tCLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12
tCLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
tCHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5
tOLOV	Output Enable Low to Output Valid		12		10		8		6
tOLOZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
tOHQZ	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5
tPU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
tPD	Power Up to Power Down (Notes 10, 19)		25		20		20		20
tCHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	

**READ CYCLE — ADDRESS CONTROLLED** *Notes 13, 14*

**READ CYCLE — CE/OE CONTROLLED** *Notes 13, 15*

**DATA RETENTION** *Note 9*

**64K Static RAMs**

■ 5565905 0003279 T&amp;B ■



3-31

03/06/95-LDS-185-D

**3**

**SWITCHING CHARACTERISTICS** *Over Operating Range*
**WRITE CYCLE** *Notes 5, 11, 12, 22, 23, 24 (ns)*

Symbol	Parameter	L7C185-							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
tAVEW	Address Valid to End of Write Cycle	15		15		12		10	
tEWAX	End of Write Cycle to Address Change	0		0		0		0	
tWLEW	Write Enable Low to End of Write Cycle	15		15		12		10	
tDVEW	Data Valid to End of Write Cycle	10		10		7		6	
tEWDX	End of Write Cycle to Data Change	0		0		0		0	
tWHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
tWLOZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4

**WRITE CYCLE — WE CONTROLLED** *Notes 16, 17, 18, 19*

**WRITE CYCLE — CE CONTROLLED** *Notes 16, 17, 18, 19*

**64K Static RAMs**

■ 5565905 0003280 7TT ■

3-32

03/06/95-LDS.185-D

**NOTES**

- Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at  $-0.6\text{ V}$ . A current in excess of  $100\text{ mA}$  is required to reach  $-2.0\text{ V}$ . The device can withstand indefinite operation with inputs as low as  $-3\text{ V}$  subject only to power dissipation and bond wire fusing constraints.
- Tested with  $\text{GND} \leq \text{VOUT} \leq \text{VCC}$ . The device is disabled, i.e.,  $\overline{\text{CE1}} = \text{VCC}$ ,  $\text{CE2} = \text{GND}$ .
- A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{\text{CE1}} \leq \text{VIH}$ ,  $\text{CE2} \geq \text{VIH}$ ,  $\overline{\text{WE}} \leq \text{VIL}$ . Input pulse levels are  $0$  to  $3.0\text{ V}$ .
- Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{\text{CE1}} \geq \text{VIH}$ ,  $\text{CE2} \leq \text{VIL}$ .
- Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{\text{CE1}} = \text{VCC}$ ,  $\text{CE2} = \text{GND}$ . Input levels are within  $0.2\text{ V}$  of  $\text{VCC}$  or  $\text{GND}$ .
- Data retention operation requires that  $\text{VCC}$  never drop below  $2.0\text{ V}$ .  $\overline{\text{CE1}}$  must be  $\geq \text{VCC} - 0.2\text{ V}$  or  $\text{CE2}$  must be  $\leq 0.2\text{ V}$ . All other inputs must meet  $\text{VIN} \geq \text{VCC} - 0.2\text{ V}$  or  $\text{VIN} \leq 0.2\text{ V}$  to ensure full powerdown. For low power version (if applicable), this requirement applies only to  $\text{CE1}$ ,  $\text{CE2}$ , and  $\overline{\text{WE}}$ ; there are no restrictions on data and address.
- These parameters are guaranteed but not 100% tested.

- Test conditions assume input transition times of less than  $3\text{ ns}$ , reference levels of  $1.5\text{ V}$ , output loading for specified IOL and IOH plus  $30\text{ pF}$  (Fig. 1a), and input pulse levels of  $0$  to  $3.0\text{ V}$  (Fig. 2).
- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example,  $\text{tAVEW}$  is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- $\overline{\text{WE}}$  is high for the read cycle.
- The chip is continuously selected ( $\overline{\text{CE1}}$  low,  $\text{CE2}$  high).
- All address lines are valid prior-to or coincident-with the  $\overline{\text{CE1}}$  and  $\text{CE2}$  transition to active.
- The internal write cycle of the memory is defined by the overlap of  $\overline{\text{CE1}}$  and  $\text{CE2}$  active and  $\overline{\text{WE}}$  low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- If  $\overline{\text{WE}}$  goes low before or concurrent with the latter of  $\overline{\text{CE1}}$  and  $\text{CE2}$  going active, the output remains in a high impedance state.
- If  $\overline{\text{CE1}}$  and  $\text{CE2}$  goes inactive before or concurrent with  $\overline{\text{WE}}$  going high, the output remains in a high impedance state.
- Powerup from  $\text{ICC2}$  to  $\text{ICC1}$  occurs as a result of any of the following conditions:
  - Rising edge of  $\text{CE2}$  ( $\overline{\text{CE1}}$  active) or the falling edge of  $\overline{\text{CE1}}$  ( $\text{CE2}$  active).
  - Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
  - Transition on any address line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
  - Transition on any data line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$ , and  $\overline{\text{WE}}$  active).

17. If  $\overline{\text{WE}}$  goes low before or concurrent with the latter of  $\overline{\text{CE1}}$  and  $\text{CE2}$  going active, the output remains in a high impedance state.

18. If  $\overline{\text{CE1}}$  and  $\text{CE2}$  goes inactive before or concurrent with  $\overline{\text{WE}}$  going high, the output remains in a high impedance state.

19. Powerup from  $\text{ICC2}$  to  $\text{ICC1}$  occurs as a result of any of the following conditions:

- Rising edge of  $\text{CE2}$  ( $\overline{\text{CE1}}$  active) or the falling edge of  $\overline{\text{CE1}}$  ( $\text{CE2}$  active).
- Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
- Transition on any address line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
- Transition on any data line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$ , and  $\overline{\text{WE}}$  active).

The device automatically powers down from  $\text{ICC1}$  to  $\text{ICC2}$  after  $\text{tPD}$  has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.




20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.



21. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.

22. All address timings are referenced from the last valid address line to the first transitioning address line.

23.  $\overline{\text{CE1}}$ ,  $\text{CE2}$ , or  $\overline{\text{WE}}$  must be inactive during address transitions.

24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the  $\text{VCC}$  and ground planes directly up to the contactor fingers. A  $0.01\text{ }\mu\text{F}$  high frequency capacitor is also required between  $\text{VCC}$  and ground. To avoid signal reflections, proper terminations must be used.

**FIGURE 1a.**

**FIGURE 1b.**

**FIGURE 2.**

**64K Static RAMs**

**ORDERING INFORMATION**
**28-pin — 0.3" wide**

**28-pin — 0.6" wide**


Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>				
20 ns	L7C185PC20*	L7C185CC20*	L7C185NC20*	L7C185IC20*
15 ns	L7C185PC15*	L7C185CC15*	L7C185NC15*	L7C185IC15*
12 ns	L7C185PC12*	L7C185CC12*	L7C185NC12*	L7C185IC12*
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>				
20 ns	L7C185PI20*		L7C185NI20*	
15 ns	L7C185PI15*		L7C185NI15*	
12 ns	L7C185PI12*		L7C185NI12*	
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>				
25 ns		L7C185CM25*		L7C185IM25*
20 ns		L7C185CM20*		L7C185IM20*
15 ns		L7C185CM15*		L7C185IM15*
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>				
25 ns		L7C185CMB25*		L7C185IMB25*
20 ns		L7C185CMB20*		L7C185IMB20*
15 ns		L7C185CMB15*		L7C185IMB15*

\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB15L)

**64K Static RAMs**

■ 5565905 0003282 572 ■


3-34

03/06/95—LDS.185-D


### 8K x 8 Static RAM (Low Power)

#### ORDERING INFORMATION

28-pin — 0.3" wide



28-pin



Speed	Plastic SOJ (W2)	Ceramic Flatpack (M2)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>		
20 ns	L7C185WC20*	L7C185MC20*
15 ns	L7C185WC15*	L7C185MC15*
12 ns	L7C185WC12*	L7C185MC12*
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>		
20 ns	L7C185WI20*	
15 ns	L7C185WI15*	
12 ns	L7C185WI12*	
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>		
25 ns		L7C185MM25*
20 ns		L7C185MM20*
15 ns		L7C185MM15*
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>		
25 ns		L7C185MMB25*
20 ns		L7C185MMB20*
15 ns		L7C185MMB15*


\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185MMB15L)

### 64K Static RAMs


5565905 0003283 409

#### ORDERING INFORMATION

**28-pin**



**32-pin**



Speed	Ceramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>		
20 ns	L7C185KC20*	L7C185TC20*
15 ns	L7C185KC15*	L7C185TC15*
12 ns	L7C185KC12*	L7C185TC12*
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>		
20 ns		
15 ns		
12 ns		
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>		
25 ns	L7C185KM25*	L7C185TM25*
20 ns	L7C185KM20*	L7C185TM20*
15 ns	L7C185KM15*	L7C185TM15*
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>		
25 ns	L7C185KMB25*	L7C185TMB25*
20 ns	L7C185KMB20*	L7C185TMB20*
15 ns	L7C185KMB15*	L7C185TMB15*

\*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB15L)

**64K Static RAMs**

■ 5565905 0003284 345 ■