

## 32M-Bit (2Mx16 /1Mx32) CMOS MASK ROM

### FEATURES

- Switchable organization  
2,097,152 x 16(word mode)  
1,048,576 x 32(double word mode)
- Fast access time  
Random Access : 100ns(Max.)  
Page Access : 30ns(Max.)
- 4 double words/ 8 words page access
- Current consumption  
Operating : 150mA(Max.)  
Standby : 50µA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package  
-. KM23C32205BSG : 70-SSOP-500

### GENERAL DESCRIPTION

The KM23C32205BSG is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152x16 bit(word mode) or as 1,048,576x32 bit(double word mode) depending on WORD voltage level.(See mode selection table)

This device includes page read mode function, page read mode allows 4 double words(or 8 bytes) of data to read fast in the same page, CE and A2 ~ A19 should not be changed.


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.


The KM23C32205BSG is packaged in a 70-SSOP.

### FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A0 - A1	Page Address Inputs
A2 - A19	Address Inputs
Q0 - Q30	Data Outputs
Q31 /A-1	Output 31(Double word mode)/ LSB Address(Word mode)
WORD	Double word/Word mode selection
CE	Chip Enable
OE	Output Enable
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

### PIN CONFIGURATION



KM23C32205BSG



ELECTRONICS

**ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN	-0.3 to +7.0	V
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TSTG	-55 to +150	°C

**NOTE :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V

**DC CHARACTERISTICS**

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	Icc	CE=OE=VIL, all outputs open	-	150	mA
Standby Current(TTL)	ISB1	CE=ViH, all outputs open	-	1	mA
Standby Current(CMOS)	ISB2	CE=VCC, all outputs open	-	50	μA
Input Leakage Current	ILI	VIN=0 to Vcc	-	10	μA
Output Leakage Current	ILO	VOUT=0 to Vcc	-	10	μA
Input High Voltage, All Inputs	ViH		2.2	Vcc+0.3	V
Input Low Voltage, All Inputs	VIL		-0.3	0.8	V
Output High Voltage Level	VOH	IOH=-400μA	2.4	-	V
Output Low Voltage Level	VOL	IOI=2.1mA	-	0.4	V

**NOTE :** Minimum DC Voltage(VIL) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.

Maximum DC voltage on input pins(VIH) is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

**MODE SELECTION**

CE	OE	WORD	Q31/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q31:Dout	Active
		L	Input	Operating	Q0~Q15 : Dout Q16~Q30 : Hi-Z	Active

**CAPACITANCE** (TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Output Capacitance	COUT	VOUT=0V	-	12	pF
Input Capacitance	CIN	VIN=0V	-	12	pF

**NOTE :** Capacitance is periodically sampled and not 100% tested.



**AC CHARACTERISTICS** ( $T_A=0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC}=5\text{V}\pm10\%$ , unless otherwise noted.)**TEST CONDITIONS**

Item	Value
Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $C_L=100\text{pF}$

**READ CYCLE**

Item	Symbol	KM23C32205BSG-10		KM23C32205BSG-12		KM23C32205BSG-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	100		120		150		ns
Chip Enable Access Time	t <sub>ACE</sub>		100		120		150	ns
Address Access Time	t <sub>AA</sub>		100		120		150	ns
Page Address Access Time	t <sub>PA</sub>		30		50		70	ns
Output Enable Access Time	t <sub>OE</sub>		30		50		70	ns
Output or Chip Disable to Output High-Z	t <sub>DF</sub>		20		20		30	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		0		ns


**NOTE :** Page Address is determined as below.

Double word mode (WORD= $V_{IH}$ ) ; A<sub>0</sub>, A<sub>1</sub>  
Word mode (WORD= $V_{IL}$ ) ; A -1, A<sub>0</sub>, A<sub>1</sub>




## TIMING DIAGRAM

## READ



## PAGE READ



## NOTES :

\*1. Word Mode only. A-1 is Least Significant Bit Address. (WORD = V<sub>IL</sub>)

\*2. Double Word Mode only. (WORD = V<sub>IH</sub>)

\*3. tDF is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V<sub>H</sub> or V<sub>OL</sub> level.

## PACKAGE DIMENSIONS

