									REVI	SIONS										
LTR	<u> </u>	·	·			DESC	RIPTI	ON					ı	DATE	(YR-MC	D-DA)		APF	ROVE	D
													!							
REV		<u> </u>	}	1		T T			ī	T		1	T			r	<u> </u>	Τ	I	
SHEET									<u>†</u>											
REV																				
SHEET	15										-									
REV STATUS OF SHEETS	S			REV			1	2	3	4	5	6	7	8	9	10	11	12	12	1.4
PMIC N/A				PREPARED BY Thomas M. Hess					DEFENSE ELECTRONICS SUPPLY CENTER						14					
STAN MICRO	CIR	CUI.	I CHECKED BY				DAYTON, OHIO 45444													
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		\BLE		ROVED ca L. F	BY Poelkin	g			MICROCIRCUIT, DIGITAL, RADIATION HARDENE ADVANCED CMOS, QUAD 2-INPUT NAND GATE MONOLITHIC SILICON				ENEC ATE,),						
			DRAWING APPROVAL DATE 95-11-24				SIZE		CAG	E COD	E	·	·							
AMSC N/A			REVI	SION I	₋E∨EL					1	6	726	8		590	62-: ——	965	512		
						,				SHE	ET	1		OF		15				


DESC FORM 193 JUL 94

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E188-95

■ 9004708 0015819 39T ■

- 1. SCOPE
- 1.1 Scope. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type

Generic number

Circuit function

01

54ACS00

Radiation hardened, quad 2-input NAND gate

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
C	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
X	CDFP3-F14	14	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-96512
	REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

= 9004708 0015820 001 **=**

1.3	Absolute maximum ratings. 1/ 2/ 3/	_
	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
1.4	Recommended operating conditions. 2/ 3/	
	Supply voltage range (V_{DD})	
1.5	Radiation features. 5/ Total dose	

Unless otherwise noted, all voltages are referenced to V_{SS} . The limits for the parameters specified herein shall apply over the full specified V_{DD} range and case temperature range of -55°C to +125°C unless otherwise noted.

Derate propagation delays by difference in rise time to switch point for t_r or $t_f > 1$ ns/V. Radiation testing is performed on the standard evaluation circuit.

STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE A		5962-96512
	REVISION LEVEL	SHEET 3

DESC FORM 193A JUL 94

🕶 9004708 0015821 T48 🚥

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Iruth table</u>. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Switching Waveforms and test circuits</u>. The switching waveforms and test circuits shall be as specified on figure 4.
 - 3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-96512
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

DESC FORM 193A

JUL 94

9004708 0015822 984

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-1-38535 or as modified in the device manufacturer's Quality Management (QM) plan.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96512
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

DESC FORM 193A JUL 94

3 9004708 0015823 810 **3**

Test	Symbol	Test conditions $\underline{1}$ /	Device	V _{DD}	Group A	Limit	ts <u>2</u> /	Unii
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type		subgroups	Min	Max	<u> </u>
High level output voltage	v _{ОН}	For all inputs affecting output under test, V _{IN} = V _{DD} or V _{SS}	01	4.5 V	1, 2, 3	V _{DD} _ 0.25		٧
J		I _{OH} = -100 μA	<u> </u>					
		м, D, L, R, F, G, H <u>3</u> /	01		1	V _{DD} - 0.25		
Low level output voltage	v _{OL}	For all inputs affecting output under test, $V_{IN} = V_{DD}$ or V_{SS}	01	4.5 V	1, 2, 3		0.25	
		I _{OL} = 100 μA						ļ
		M, D, L, R, F, G, H <u>3</u> /	01		1		0.25	
High level input voltage	ν _{IH}		01	4.5 V	1, 2, 3	0.7 V _{DD}		
		M, D, L, R, F, G, H <u>3</u> /	01		1	0.7 V _{DD}		
High input voltage	Λ ^{IH}		01	5.5 V	1, 2, 3	0.7 V _{DD}		
		M, D, L, R, F, G, H <u>3</u> /	01		1	0.7 V _{DD}		
Low level input voltage	VIL		01	4.5 V	1, 2, 3		0.3 V _{DD}	
		M, D, L, R, F, G, H <u>3</u> /	01		1		0.3 VDD	
Low level input voltage	۸ ^{IГ}		01	5.5 V	1, 2, 3		0.3 V _{DD}	
		M, D, L, R, F, G, H <u>3</u> /	01		1		0.3 V _{DD}	
Input current high	IIH	For input under test, V_{IN} = 5.5 V For all other inputs, V_{IN} = V_{DD} or V_{SS}	01	5.5 V	1, 2, 3		+1.0	μА
		M, D, L, R, F, G, H <u>3</u> /	01		1		+1.0	
Input current low	IIL	For input under test, V_{IN} = V_{SS} For all other inputs, V_{IN} = V_{DD} or V_{SS}	01		1, 2, 3	-1.0		μA
		M, D, L, R, F, G, H <u>3</u> /	01		1	-1.0		

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 454444

SIZE

A

SP62

SHEET

5962-96512

6

DESC FORM 193A JUL 94

9004708 0015824 757 **=**

Test	Symbol	Test conditions 1/ -55°C ≤ T _C ≤ +125°C	Device type	V _{DD}	V _{DD} Group A subgroups		Limits 2/	
	 	unless otherwise specified				Min	Max	
Quiescent supply	IDDQ	VIN = VDD OF VSS	01	5.5 V	1, 2, 3		10	μА
current		M, D, L, R, F, G, F 3∕	01]	1		10	
Short circuit output current	Ios 4/ 5/	V _{OUT} = V _{DD} and V _{SS}	01	5.5 V	1, 2, 3	-200	+200	mA
Input capacitance	CIN	f = 1MHz, see 4.4.1c	01	5.0 V	4		15	pF
Output Capacitance	COUT	f = 1 MHz, See 4.4.1c	01	0.0 V	4		15	pF
Power dissipation	Psw 6/	C _L = 50 pF, per switching output	01	4.5 V and 5.5 V	4, 5, 6		1.8	mW/ MHz
Functional test	Z/	$v_{IH} = 0.7 v_{DD}, v_{IL} = 0.3 v_{DD}$	01	4.5 V	7, 8	L	Н	
		See 4.4.1b M, D, L, R, F, G, H	01	and 5.5 V	7	L	н	
Propagation delay time, An or Bn	tPHL 8/	C _L = 50 pF See figure 4	01	4.5 V and	9, 10, 11	1	14	ns
to Yn		M, D, L, R, F, G, H <u>3</u> /	01	5.5 v	9	1	14	
	t _{PLH}	C _L = 50 pF See figure 4	01	4.5 V and	9, 10, 11	1	11	
	ש	M, D, L, R, F, G, H	01	5.5 V	9	1	11	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96512
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

DESC FORM 193A JUL 94

9004708 0015825 693

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

- 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{DD} tests, the output terminals shall be open. When performing the I_{DD} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ Devices supplied to this drawing meet all levels M, D, L, R, F, G, and H of irradiation. However, these devices are only tested at the "H" level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25$ °C.
- 4/ This parameter is supplied as design limit but not guaranteed or tested.
- 5/ No more than one output should be shorted at a time for a maximum duration of one second.
- This value is calculated during the design/qualification process and is supplied as a design limit but is not tested. Total power consumption is determined by both idle/standby power consumption (Ps) and "at frequency" pwer consumption (Pf). To determine standby power consumption use the formula: $P_T = (n \times P_{SW} \times f) + (Loads \times Prdy \times I_{OL} \times V_{OL})$ where n is the number of switching outputs, f is the frequency of the device, loads is the resistive power component, typically a TTL load and Prdy is the percent duty cycle that the output is sinking current.
- Z' The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L $_{\leq}$ 0.5 V and H $_{\geq}$ 4.0 V and are tested at V_{SS} = 4.5 V and V_{SS} = 5.5 V.
- 8/ AC limits at V_{DD} = 5.5 V are equal to the limits at V_{DD} = 4.5 V. For propagation delay tests, all paths must be

TABLE IB. SEP test limits. 1/2/

Device type	T _A = Temperature ±10°C	V _{DD}	Bias for latch-up test	
	3/	Effective LET no upsets [MeV/(mg/cm ²)]	Maximum device cross section	$V_{DD} = 5.5 \text{ V}$ no latch-up LET = $3/$
.01	+25*c	LET ≥ 80	6 x 10 ⁻⁹ cm ² /bit	≥ 80

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Worst case temeprature is T_A ≥ +125 °C

STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE 5962-96512 Α REVISION LEVEL SHEET 8

DESC FORM 193A JUL 94

■ 9004708 0015826 52T ■

Device type	All				
Case outlines	C and X				
Terminal number	Terminal symbol				
1	A1				
2	B1				
3	Y1				
4	A2				
5	B2				
6	Y2				
7	v _{ss}				
8	Y3				
9	A3				
10	В3				
11	Y4				
12	A4				
13	84				
14	V _{DD}				

FIGURE 1. <u>Terminal connections</u>.

Inputs		Outputs
An	Bn	Yn
L	L	н
L	н	н
н	L	н
Н	н	L

H = High voltage level L = Low voltage level


FIGURE 2. <u>Iruth table</u>.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-96512
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9


DESC FORM 193A

JUL 94

9004708 0015827 466







NOTES:

- C_L = 50 pF minimum or equivalent (includes test jig and probe capacitance).
 I_{SRC} is set to -1 mA and I_{SNK} is set to 1 mA for high-to-low and low-to-high propagation delay measurements. I_{SRC} is set to -8 mA and I_{SNK} is set to +8 mA for tri-state propagation delay measurements.
- 3. Input signal from pulse generator: $f \le 10$ Mhz.

FIGURE 4. Switching waveforms and test circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96512
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

DESC FORM 193A JUL 94

9004708 0015829 239 **=**

- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 or as specified in QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz. For C_{IN} and C_{OUT} , test all applicable pins on five devices with zero failures.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q, and V shall be as specified in MIL-I-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, test method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1010 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-96512
		REVISION LEVEL	SHEET 12

DESC FORM 193A

JUL 94

= 9004708 0015830 T50 =

TABLE IIA. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 1/	1, 2, 3, 7, 8, 9, 10, 11 2/ 3/
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1 and 7.

Table IIB. Burn-in and operating life test, Delta parameters (+25°C)

Parameters	symbol	Delta limits
Output voltage low	v _{ol}	±100 mV
Output voltage high	V _{ОН}	±100 mV

4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1011 of MIL-STD-883 and herein (see 1.4 herein).

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-I-38535. $\$

TABLE III. <u>Irradiation test connections</u>.

Device type	0pen	Ground	V _{DD} = 5 V ±0.5 V
01	3, 6, 8, 11	1, 2, 4, 5, 7, 9, 10, 12, 13	14

NOTE: Each pin except 7 and 14 will have a resistor of 2.49k Ω ±5% for irradiation testing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96512
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

DESC FORM 193A

JUL 94

9004708 0015831 997

^{2/} PDA applies to subgroups 1, 7, and delta's.

Delta limits as specified in Table IIB herein shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° s angle $\leq 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be \ge 100 errors or \ge 10⁶ ions/cm².
 - c. The flux shall be between 10^2 and 10^5 ions/cm 2 /s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 micron in silicon.
 - e. The test temperature shall be +25°C for the upset measurements and the maximum rated operating temperature ±10°C for the latchup measurements.
 - f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
 - g. Test four devices with zero failures.
 - h. For SEP test limits, see table IB herein.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit v_{SS} terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-96512
	REVISION LEVEL	SHEET 14

DESC FORM 193A JUL 94

9004708 0015832 823 **111**

6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377. 6.5 Abbreviations, symbols. and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331. v_{ss} Ground zero voltage potential. I_{DDQ} Quiescent supply current. Input current low. IHI Input current high. TC Case temperature. Ambient temperature. v_{DD} Positive supply voltage. Input terminal-to- V_{SS} capacitance. output terminal-to- V_{SS} capacitance. \mathbf{c}_{IN} COUT 6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria. Example PIN Manufacturing Document Military documentation format <u>under new system</u> source listing listing New MIL-H-38534 Standard Microcircuit 5962-XXXXXZZ(H or K)YY QML - 38534 MIL-BUL-103 Drawings New MIL-I-38535 Standard Microcircuit 5962-XXXXXZZ(Q or V)YY QML-38535 MIL-BUL-103 Drawings New 1.2.1 of MIL-STD-883 Standard 5962-XXXXXZZ(M)YY MIL-BUL-103 MIL-BUL-103 Microcircuit Drawings 6.7 <u>Sources of supply</u>. 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing. 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC. 6.8 Additional information. A copy of the following additional data shall be maintained and available from the device manufacturer: a. RHA upset levels. b. Test conditions (SEP). c. Number of upsets (SEP). d. Number of transients (SEP). e. Occurrence of latchup (SEP). SIZE **STANDARD** Α 5962-96512 MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER**

REVISION LEVEL

SHEET

15

DESC FORM 193A JUL 94

■ 9004708 0015833 76T **■**

DAYTON, OHIO 45444