LTR									REVIS	IONS							* * *			
LIIX					C	DESCI	RIPTIC	N					D	ATE (r-MO-	DA)	APPROVED			
A				jes i .48-9		cord	lance	wit	h				94-04-21			M. A. Frye				
В				res i		cord	ance	wit	h				95-06-16			M. A. Frye				
С				e ty docu			Edit	oria	l cha	anges	5		95-09-26				M. A. Frye			
REV	1	1	<u></u>	T	1	T	T	1				I		Ī	Ι	I	Ī	I	.	<u> </u>
REV SHEET																				
	C	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	C 15	C 16	C 17	C 18	C 19	C 20	C 21	C 22	C 23	C 24	C 25	C 26	C 27	C 28	C 29	C 30	C 31	C 32	C 33	C 34
SHEET REV SHEET REV STATU	15 JS		ļ	 	19	-							<u> </u>							
SHEET REV SHEET	15 JS		ļ	18 RE	19	-	21	22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATU	15 JS		ļ	18 RE' SHI PRE	19 V	20 D BY	21 C	22 C	23 C	24 C	25 C 5	26 C	27 C 7	28 C 8	29 C 9	30 C 10	31 C 11	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATL OF SHEETS PMIC N/A STA MICRO	JS S NDA OCIR	16 RD	17	18 RE' SHI PRE RA	19 V EET	20 BY PITHA	C 1	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	30 C 10	31 C 11	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATE OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWN FOR U	NDA OCIR AWIN	RD CUI	17 T	18 RE' SHI PRE RA CHE KE	19 V EET PAREI	20 DBY PITHA BY H RICE	C 1	22 C	23 C	C 4 MIC GAT	25 C 5 DI	26 C 6	27 C 7 SE ELL DA	28 C 8 ECTR	29 C 9 ONICS	30 C 10 S SUP O 454	31 C 11 PLY C	32 C 12 CENTE	33 C 13	34 C 14
SHEET REV SHEET REV STATE OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWN FOR U	NDA OCIR AWIN ING IS A JSE BY ARTMEN INCIES (RD CUI	17 T BLE	18 REY SHI	19 V EET PAREIAJESH CKED CNNETI	20 BY PITHA BY H RICE D BY FRYE	C 1	22 C 2	23 C	C 4 MIC GAT	25 C 5 DI	26 C 6 EFENS	27 C 7 SE ELL DA	28 C 8 ECTR YTON	29 C 9 ONICS	30 C 10 S SUP O 454	31 C 11 PLY 0 44 L, CM	32 C 12 EENTE	33 C 13 R	34 C 14
SHEET REV SHEET REV STATL OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWI FOR L DEPA	NDA OCIR AWIN ING IS A JSE BY A RTMEN INCIES C	RD CUI	17 T BLE	18 RE' SHI PRE R CHE KE	19 V EET PAREI AJESH CKED NNETI	20 D BY PITHA H RICE D BY FRYE	C 1 ADIA	22 C 2	23 C	24 C 4 MIC GAT SILI	25 C 5 DI	26 C 6 EFENS	27 C 7 SE EL DA	28 C 8 ECTR YTON EMOF	29 C 9 ONICS	30 C 10 S SUP O 454 GITA IC AF	31 C 11 PLY 0 44 L, CM	32 C 12 CENTE	33 C 13 R	34 C 14

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E248-95

9004708 0013923 917 빼

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Access time
01	4010-10	10000 gate programmable array	10 ns
02	4010-6	10000 gate programmable array	6 ns
03	4010-5	10000 gate programmable array	4.5 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u> Terminals</u>	Package style
X	CMGA10-PN	191 <u>1</u> /	Pin grid array package
Y	see figure 1	196	Unformed-lead chip carrier
Z	CQCC1-F196	196	unformed-lead chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ 191 = actual number of pins used, not maximum listed in MIL-STD-1835.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-92305
	REVISION LEVEL C	SHEET 2

DESC FORM 193A

JUL 94

-- 9004708 0013924 853 **--**

 1.3 Absolute maximum ratings. Supply voltage range to ground potential (V $_{\mathbb{CC}}$) -0.5 V dc to +7.0 V dc DC input voltage range (v_{IN}) -0.5 V dc to v_{CC} + 5.0 V dc Voltage applied to three-state output (v_{IS}) -0.5 V dc to v_{CC}^{cc} + 5.0 V dc Thermal resistance, junction-to-case (θ_{JC}) : See MIL-STD-1835 +150°C 3/ +260°C -65°C to +150°C 1.4 Recommended operating conditions. 4/ Supply voltage relative to ground (V $_{\mathbb{CC}}$) +4.5 V dc minimum to +5.5 V dc maximum Ground voltage (GND) 0 V dc Case operating temperature range (T_C) -55°C to +125°C 1.5 <u>Digital logic testing for device classes Q and V.</u> Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) 5/ percent 2. APPLICABLE DOCUMENTS Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS** MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standard Microcircuit Drawings (SMD's). HANDBOOK MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. 4/ All voltage values in this drawing are with respect to GND. 5/ When a QML source exists, a value shall be provided. SIZE **STANDARD** 5962-92305 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 С 3

DESC FORM 193A JUL 94

■ 7004708 0013925 79T **■**

2.2 <u>Non-government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicition.

ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard guide for the measurement of single event phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

(Non-government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
 - 3.2.4 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

DESC FORM 193A JUL 94

9004708 0013926 626

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
 - 3.11 Serialization for device class V. Class V shall be serialized in accordance with MIL-PRF-38535.
 - 3.12 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Static burn-in for device class M, Q, and V (method 1015 of MIL-STD-883, test condition A).
 - (a) All inputs shall be connected to GND. Outputs may be open or connected to 5.0 V + 0.5 0.0 V minimum. Resistors R1 are optional on both inputs and outputs, and required on outputs connected to V_{CC} + 0.5 0.0 V. R1 = 220 Ω to 47 k Ω . For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC}).
 - (b) $V_{CC} = 5.0 \text{ V} + 0.5 \text{ V} 0.0 \text{ V} \text{ minimum}$
 - (c) Ambient temperature (T_A) shall be +125°C minimum.
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 5

JUL 94

9004708 0013927 562

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	L	imits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	1
High level output voltage	v _{OH}	v_{CC} = 4.5 V, I_{OH} = -4.0 mA v_{IL} = 0.8 V, v_{IH} = 2.0 V	1,2,3	All	2.4		٧
Low level output voltage 1/	V _{OL}	$V_{CC} = 5.5 \text{ V}, I_{OL} = 4.0 \text{ mA}, V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$	1,2,3	All		0.4	V
Dynamic power consumption 2/3/		V _{CC} = 5.5 V	1,2,3	All		2/	mW/MH:
Quiescent LCA supply current 4/	I _{CCO}	v _{CC} = v _{IN} = 5.5 v	1,2,3	All		50	mA
Input leakage current	1 IL	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1,2,3	All	-10	+10	μA
Output leakage current	I _{OL}	$V_{IN} = 0$ V and 5.5 V, $V_{CC} = 5.5$ V with no load	1,2,3	All	- 1.0	+1`.0	mA
Pad pull-up current (when selected)	I _{RIN}	v _{IN} = 0 v	1,2,3	All		0.5	mA
Horizontal long line pull-up current (when selected)	1 _{RLL}	At logic low	1,2,3	All		5.0	mA
Input capacitance	c _{IN}	See 4.4.1e	4	All		16	pF
Output capacitance	c _{out}	See 4.4.1e	4	All		16	pF
Functional test	FT	See 4.4.1c	7,8A,8B	All			
Interconnect + t _{PID}	t _{B1}		9,10,11	01		271.5	ns
+ t _{OPS} + t _{ILO}				02		168.5	1
	:			03		128.2	1
Interconnect + t _{PID}	t _{B2}		9,10,11	01		235.7	ns
+ t _{HHO} + t _{OPS}				02		190.6	1
				03		140.3	1
Interconnect + t _{PID}	t _{B3}		9,10,11	01		351.5	ns
+ t _{OPS} + t _{IHO}				02		208.5]
				03		178.2	1
Interconnect + t _{PID}	t _{B4}	·	9,10,11	01		375.6	ns
+ tops + trio				02		230.6]
				03		200.3	
Interconnect + t _{CKO}	t ₈₅		9,10,11	01		22.6	ns
+ t _{ICK} + t _{CKI}				02		12.6]
				03		8.8	
Interconnect + t _{CKO}	t _{B6}		9,10,11	01		20.7	ns
+ tHHCK + tCKHH				02		13.6]
٠		ì	.	03		9.3	<u></u>
Interconnect + t _{CKO}	t _{B7}		9,10,11	01		26.6	ns
+ tIHCK + tCKIH				02		14.6]
				03		10.3	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6

DESC FORM 193A JUL 94

- TOO4708 0013928 4T9

Test	Symbol	TABLE I. <u>Electrical perform</u> Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	Li	mits	Unit	
	}	-55°C ≤ T _C ≤ +125°C unless otherwise specified	subgi oups	Туре	Min	Max		
Interconnect + t _{CKO}	t ₈₈		9,10,11	01	·····	18.7	ns	
+ t _{DICK} + t _{CKD1}			ļ	02		10.6		
				03	-	7.3		
Interconnect + t _{CKO}	t _{B9}		9,10,11	01		23.6	ns	
+ t _{ECCK} + t _{CKEC}				02		13.6		
				03		8.3		
Interconnect + t _{PID} + t _{OPS} + t _{OPCY} + t _{SUM}	t ₈₁₀		9,10,11	01		398.3	ns	
- t _{BYP}				02		297.4		
				03		230.2		
Interconnect + t _{PID} + t _{OPS} + t _{ASCY} + t _{SUM}	t _{B11}		9,10,11	9,10,11	01		456.8	ns
- t _{BYP}				02		318.1		
* <u></u>	ļ	_		03		241.4		
Interconnect + t _{PID} + t _{OPS} + t _{INCY} + t _{SUM}	t ₈₁₂		9,10,11	01		230.1	ns	
TOPS TINCT TSUM				02		175.9	_	
	<u> </u>	4		03		128.5		
Interconnect + t _{PID} + t _{OPS} + t _{INCY} + t _{SUM}	t ₈₁₃		9,10,11	01		96.9	ns	
+ t _{BYP}		İ		02		70.6		
UIDE DECORER CULTOUS		<u> </u>	•	03		52.9		
WIDE DECODER SWITCHI	Υ							
Full length, both pull-ups inputs	T _{HAF}	See figures 4 and 5 as applicable. 5/	3/	01,02		13	ns	
from IOB I-pins				03		12		
Full length, both pull-ups inputs from internal	T _{waft}	1	3/	01,02		16	ns	
logic	<u>L</u>			03		15		
Half length, one	TWAO	1	3/	01,02		13	ns	
pull-up inputs from IOB I-pins				03		12		
Half length, one pull-up inputs from internal	THAOL		3/	01,02		16	ns	
logic				03		15		
CLB SWITCHING CHARAC	TERISTICS						<u> </u>	
Combinatorial	T _{ILO}	See figures 4 and 5	6/	01		10	ns	
delay F/G inputs to X/Y outputs		as applicable.		02		6	7	
<u>'</u>				03		4.5	7	
Combinatorial	T _{IHO}		6/	01		14	ns	
delay F/G inputs via H' to X/Y				02	1	8	₫	
outputs	<u></u> _			03		7	7	
Combinatorial '	T _{retO}		6∕	01	··	8	ns	
delay C inputs via H' to X/Y				02		7	1	
outputs				03		5	7	
ee footnotes at end o	of table.							
			SIZE					
	STANDARI SIRCUIT DI FRONICS S	RAWING	Α			5	962-9230	
	ON, OHIO		ł	REVISION	LEVEL	SHE	ET 7	

9004708 0013929 335

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	Li	imits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	7
CLB SWITCHING CHARAC	CTERISTICS	- Continued.				<u> </u>	
CLB fast carry logic operand	TOPCY	See figures 4 and 5, as applicable	υ	01		8	ns
inputs (F1,F2,G1,		as applicable		- 02		7	7
G4) to C _{OUT}	<u> </u>			03		5.5	1 _
CLB fast carry logic add/	T _{ASCY}		Ľ	01		11	ns
subtract input	1			02		8	7
(F3) to C _{OUT}		1		03		6	1
CLB fast carry logic	TINCY	1	Ľ	01,02		6 `	ns
logic initialization inputs (F1,F3) to C _{OUT}				03		4	-
CLB fast carry	T _{SUM}	1	Ľ	01		12	ns
logic C _{IN} through function	1 1	1	'	02		8	1
generators to X/Y outputs	1 _)	1		03		6	1
CLB fast carry	Твүр	l	2/	01		3	ns
logic C _{IN} to C _{OUT} , bypass function	1	l	1	02		2	1
generators	1	l	'	03		1.5	1
Sequential delays	T _{CKO}	I	6/	01		9	ns
clock K to outputs Q	1 1	I		02		5	1
		I		03		3	1
Set-up time before	TICK	ı	6/	01	11		ns
clock K, F/G inputs	1	i		02	6		1
		1		03	4.5		1
Set-up time before	T _{IHCK}	I	6∕	01	15		ns
clock K, F/G inputs via H'	1	1		02	8		1
				03	6		1
Set-up time before	T _{HHCK}		6/	01	9	i	ns
clock K, C inputs via H1	1		l f	02	7		1
				03	5	<u> </u>	1
Set-up time before	T _{DICK}		6/	01	7	<u> </u>	ns
clock K, C inputs via DIN	(1 [02	4	<u> </u>	1
	i			03	3	1	1
ee footnotes at end o	of table.						<u> </u>
MICROCI	STANDARD CIRCUIT DR	RAWING	SIZE A			59	962-9230
DEFENSE ELECT	FRONICS SI ON, OHIO 4		1	REVISION	LEVEL C	SHEI	ET 8

9004708 0013930 057

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	Li	mits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
CLB SWITCHING CHARAC	TERISTICS	- Continued.				**************************************	
Set-up time before	T _{ECCK}	See 45-11-11-11-11-11-11-11-11-11-11-11-11-11	6/	01	12		ns
clock K, C inputs via EC		See figures 4 and 5, as applicable		02	7		
				03	4		
Set-up time before	T _{RCK}		3/	01	10		ns
clock K, C inputs via S/R,	:			02	6		
going low (inactive)			}	03	4.5	,	
Set-up time before clock K,	T _{CCK}		3/	01,02	8		ns
C _{IN} input via F'/G'				03	6		
Set-up time before clock K,	T _{CHCk}		3/	01,02	10		ns
C _{IN} input via F'/G' and H'				03	7.5		
Hold time after clock K, F/G inputs	T _{CKI}		6/	All	0		ns
Hold time after clock K, F/G inputs via H'	Т _{скін}		6/	All	0		ns
Hold time after clock K, C inputs via H1	T _{CKHH}		6/	All	0		ns
Hold time after clock K, C inputs via DIN	T _{CKD1}		6/	Ali	0		ns
Hold time after clock K, C inputs via EC	T _{OKEC}		6/	All	0		ns
Hold time after clock K, C inputs via S/R, going low (inactive)	T _{CKR}		3/	ALL	0		ns
Clock high time	T _{CH}		3/	01	5.5		ns
٠.				02	5		
				03	4.5		
Clock low time	τα		3/	01	5.5		ns
				02	5		
ee footnotes at end o	of table			03	4.5		
Controlled Bt end t					 -		
	TANDARI	•	SIZE A				5962-9230
DEFENSE ELECT		SUPPLY CENTER		REVISION	N LEVEL C	SI	HEET

■ 9004708 0013931 T93 ■

		E I. <u>Electrical performance c</u>					
Test	Symbol	Conditions $4.5 \ V \le V_{CC} \le 5.5 \ V$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A subgroups	Device type		imits	Unit
		unless otherwise specified		<u> </u>	Min	Max	
CLB SWITCHING CHARAC		- continued.		<u>r</u>	T		
Set/Reset direct width (high)	T _{RPW}	See figures 4 and 5,	3/	01	6		ns
	1	as applicable.		02	5		_
]			03	4		
Set/Reset direct delay, from C	TRIO		<u>6</u> /	01		15	ns
to Q				02		9	_
				03		8 ,	
Master set/reset width (high or	T _{MRw}		3/	01	55		ns
(ow)				02	50		
·				03	45		
Master set/reset delay from	T _{MRQ}		3/	01	<u> </u>	78	ns
global set/reset net to Q				02		74	
	<u> </u>			03		70	1
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION)					
Read operation, address read	T _{RC}	See figures 4 and 5, as applicable. <u>8</u> /	2/	01	12		ns
cycle time (16 X 2)				02	7		
(10 11 2)				03	5.5		
Read operation, address read	T _{RCT}		2/	01	15		ns
cycle time (32 X 1)				02	10		1
(32 X 1)				03	7.5		1
Read operation data valid after	T _{ILO}		2/	01		10	ns
			ſ	02		6	
address change		,	L	03		4.5	[
address change (no write enable) (16 X 2)			1				ns
(no write enable) (16 X 2) Read operation	Т _{ІНО}	<u> </u>	2/	01		14	ns
(no write enable) (16 X 2) Read operation data valid after address change	Т _{1Н0}	-	2/	01 02		14 8	ns
(no write enable) (16 X 2) Read operation data valid after	Т _{1Н0}		2/				ns
(no write enable) (16 X 2) Read operation data valid after address change (no write enable) (32 X 1) Read during write,	T _{IHO}	-	2/	02	11	8	ns ns
(no write enable) (16 X 2) Read operation data valid after address change (no write enable)				02 03	11	8	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 10

DESC FORM 193A JUL 94

■ 7004708 0013932 92T **■**

TABLE I. <u>Electrical performance characteristics</u> - continued. Test Symbol Conditions Unit Group A Device Limits $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ subgroups type -55°C ≤ T_C ≤ +125°C Min Max unless otherwise specified CLB SWITCHING CHARACTERISTICS (RAM OPTION) - Continued. Read during write, 2/ T IHCK ns See figures 4 and 5, clocking data into flip flop as applicable 8/ 02 8 address setup time before 6 clock K (32 X 1) Read during write, T_{W0} ۷2 01 15 data valid after WE going active 02 12 (16×2) 10 03 Read during write, 01 27 2/ TwoT ns (DIN stable 02 15 before WE) (32×1) 03 12 Read during write, 19 T_{00} 2/ ns data valid after 02 11 DIN (16 X 2) 9 03 Read during write, TDOT 2/ 01 22 (DIN change during WE) 02 14 (32 X 1) 11 Read during write, 2/ 01 15 Twck clocking data into flip flop, 02 12 WE setup time before clock K 03 10 (16 X 2) Read during write, TWCKT ۷2 01 27 clocking data into flip flop, 02 15 WE setup time before clock K 03 12 (32×1) Read during write, 2/ 01 19 Tock ns clocking data into flip flop, 02 data setup time before clock K 03 0 (16 X 2) Read during write, 22 TDCKT 2/ clocking data into flip flop, 02 14 data setup time before clock K (32×1) See footnotes at end of table. SIZE **STANDARD** 5962-92305 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET **DAYTON, OHIO 45444** 11

DESC FORM 193A JUL 94

■ 9004708 0013933 866 **■**

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type			Unit
		-55°C ≤ TC ≤ +125°C unless otherwise specified			Min	Max	
CLB SWITCHING CHARA	CTERISTICS	(RAM OPTION) - Continued.				<u> </u>	
Write operation, address write	T _{WC} .	See figure 4 and 5,	2/	. 01	16		ns
cycle time (16 X 2)		as applicable 8/		02	9		
(10 X 2)				03	8		
Write operation, address write	T _{WCT}		2/	01	16		ns
cycle time (32 X 1)				02	9		
				03	8	٠.	
Write operation, write enable	TWP		2/	01	12		ns
pulse width (high) (16 X 2)				02	5		
				03	4		
Write operation, write enable	TWPT		2/	01	12		ns
pulse width (high) (32 X 1)			Ì	02	5		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				03	4		
Write operation, address setup time before beginning of WE (16 X 2)	TAS		2/	All	2		ns
Write operation, address setup time before beginning of WE (32 X 1)	T _{AST}		2/	All	2		ns
Write operation, address hold time after end of WE (16 X 2)	T _{AH}	·	2/	All		2	ns
Write operation, address hold time after end of WE (32 X 1)	T _{AHT}		2/	All		2	ns
Write operation, DIN setup time before end of WE (16 X 2)	T _{DS}		2/	All	4		ns
Write operation, DIN setup time before end of WE (32 X 1)	T _{DST}		2/	All	5		ns
Write operation, DIN hold time after end of WE	† _{DHT}		2/	All		2	ns
e footnotes at end o	of table.						
MICROC	TANDARD IRCUIT DR	AWING	SIZE A			5	962-9230
DEFENSE ELECT		UPPLY CENTER		REVISION	LEVEL C	SHE	ET 12

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	<u> </u>	imits		Unit
	-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Ma	ах		
10B SWITCHING CHARAC	CTERISTICS							
Input propagation delay, pad to	T _{PID}	See figures 4 and 5 as applicable.	6∕	01,02		4		ns
11, 12		10/ 11/		03		3		
Input propagation delay, pad to	T _{PL}		3/	01		13		ns
I1, I2, via			02		8			
transparent latch (fast)				03		7		
Input propagation	T PDL I		3/	01		30 .		ns
delay, pad to I1, I2, via				02		26		
transparent latch (with delay)				03		24		
Input propagation	TIKRI		3/	01		8.5		ns
delay, clock (IK) to I1, I2,				02		8		
(flip-flop)	ļ			03		7		
Input propagation	TIKLI		3/	01		9		ns
delay, clock (IK) to I1, I2,				02		8		
(latch enable)				03		7		
Setup time, pad to clock	T _{PICK}	See figures 4 and 5 as applicable.	3/	01	9			ns
(IK), fast		10/ 11/ 12/		02	7			
				03	6			
Setup time, pad to clock	TPICKD		3/	01	35			ns
(IK), with delay				02	25			
				03	24			
Hold time, pad to clock (IK), fast	TIKPI		3/	All		1	:	ns
Hold time, pad to clock (IK), with delay	T _{IKPIO}		3/	All		negat	tive	ns
Output propagation delay clock (OK)	TOKPOF	See figures 4 and 5	3/	01		11		ns
to pad, (fast)		as applicable. 10 11/		02		7.5		
`				03		7		
Output propagation delay clock (OK)	T _{OKPOS}		3/	01		16		ns
to pad, (slew rate limited)				02		11.5		
rate timited)	<u> </u>			03		10		
ee footnotes at end	of table.				<u>.</u>			
	STANDAR	•	SIZE A				590	52-9230
	CIRCUIT E TRONICS	SUPPLY CENTER		DEL #6:5:				
DAYT	ON, OHIC	45444		REVISION	C	l	SHEE	13

9004708 0013935 639

TABLE I. <u>Electrical Performance Characteristics</u> - continued. Test Symbol Conditions Group A Device Limits Unit 4.5 V \leq V_{CC} \leq 5.5 V -55° C \leq T_C \leq +125 $^{\circ}$ C unless otherwise specified subgroups type Min Max IOB SWITCHING CHARACTERISTICS - continued Output propagation TOPF 3/ 01 ns delay output (0) See figures 4 and 5 to pad (fast) 02 9 as applicable. 10/11/ 7 03 Output propagation 01 15 6/ TOPS ns delay output (0) 02 to pad (slew 13 rate limited) 03 10. Output propagation TTSHZE 3/ 01 10 ns delay 3-state to 9 pad begin hi-Z 02 (fast) 7 03 Output propagation 01 15 TTSONE 3/ ns delay 3-state to pad active and 02 13 . valid (fast) 03 10 Output propagation $\mathbf{T}_{\mathsf{TSONS}}$ 3/ 01 20 ns delay 3-state to pad active and 02 17 valid (slew rate limited) 03 13 Setup time. 3/ 01 13 Took ns output (0) to clock (OK) 02 8 03 6 Hold time, TOKO All 0 3/ ns output (0) to clock (OK) Clock high or low T_{CH}/ 3/ 6 ns time T_{CL} 5 02 03 4.5 Global set/reset Topi 3∕ 01 20 delay from GSR net through Q to 02 14.5 11, 12 03 13.5 Global set/reset 01 23 3/ TRPO ns delay from GSR 02 18 net to pad 03 17 See footnotes at end of table. SIZE **STANDARD** 5962-92305 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET **DAYTON, OHIO 45444** C 14

DESC FORM 193A JUL 94

9004708 0013936 575

TABLE I. Electrical Performance Characteristics - continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	Lir	mits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
Global set/reset GSR width	T _{MRW}	See figures 4 and 5 as applicable. 10/ 11/	5/	01,02	21		ns
dok Arden		as appricable. 10/ 11/		03	18		

- arDelta With 50 percent of the outputs or 64 pins maximum for any device simultaneously sinking 4 mA.
- Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- 4/ With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- 5/ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{PID}) and output delay (T_{OPS}).
- 6/ Parameter is not directly tested. Devices are first 100 percent functionality tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- ${\cal U}$ Benchmark patterns (${f t}_{81}$ ${f t}_{813}$) are used to determine compliance to this parameter.
- 8/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 9/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 10/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew rate limited outputs this total is two times larger. Exceeding colors maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 11/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 12/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

SP62-92305


REVISION LEVEL
C

15

DESC FORM 193A JUL 94

-- 9004708 0013937 401 **--**





NOTE:

 Package has top marking on non-lid side, therefore, pin out goes clockwise when device is mounted with lid in down position. The Z package is just like this package except the top marking is on the traditional lid side and when mounted with the lid up, the pin out goes counter clockwise.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	16

DESC FORM 193A JUL 94

9004708 0013938 348 🗯

Inches	mm	Inches	mm	1
.001	0.02	.043	1.09	
.002	0.05	.090	2,29	
.005	0.13	.115	2.92	Į.
.006	0.15	.910	23.11	
.008	0.20	1.350	34.29	
.009	0.23	1.510	38.35	
.014	0.36	1.720	43.69	
.0175	0.44	2.300	58.42	
.020	0.51	2.500	63.50	l
.021	0.53	1		-
.035	0.89			- 1
.040	1.02		:	

Case Y

NOTE: The US government preferred system of measurement is the metric SI system.
However, this item was originally designed using inch-pound units of measurement.
In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 17

DESC FORM 193A JUL 94

9004708 0013939 284

Case outline X

Device type	I I				 · · · · · · · · · · · · · · · · · · ·	
Number Symbol S		ALL		ALL		All
A3						
B1 I/O D1 I/O J3 J4 J4 VCC J15	A3 A4 A5 A6 A7 A8 A9 A10 A112 A13 A14 A15 A16 A17 A18 B1 B2 B3 B4 B5 B6 B7 B8 B9 B11 B12 B13 B14 B15 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B17 B18 B18 B19 B19 B19 B19 B19 B19 B19 B19	I/O	C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 D1 D2 D3 D4 D9 D10 D15 D16 D17 D18 E1 E2 E3 E16 E17 E18 F1	PGCK1 (A16, I/O) I/O (A17) I/O I/O GND I/O	F17 F18 G1 G2 G3 G16 G17 G18 H1 H2 H3 H16 H17 J18 J1 J17 J18 K1 K2 K3 K4 K15 K16 K17 K18 L1 L2 L3 L16	I/O I/O I/O I/O I/O I/O (A10) I/O GND GND I/O

FIGURE 2. <u>Ierminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 18

■ 9004708 0013940 TT6 ■

Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
R4 R9 R10 R15	1/0 1/0 (A5) 1/0 (A4) GND GND 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	R17 R18 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 U1 U2 U3 U4 U5 U6 U7	I/O I/O I/O I/O I/O I/O (CS1,_A2) I/O (AO, WS) SGCK4 (I/O)-DOUT I/O	U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18	I/O

NC = NO CONNECT

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-92305

REVISION LEVEL
C
19

DESC FORM 193A JUL 94

■ 9004708 0013941 932 **■**

Case outline Y and Z

	Device type	Alt	Device type	All	Device type	All
	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
	1 2 3 4 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	GND PGCK1 (A16, I/O) I/O (A17) I/O NC I/O (IDI) I/O (TCK) I/O	37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 62 63 64 65 66 67 68 69 70 71 72	I/O 1/O 1/O 1/O 1/O 1/O 1/O 1/O 1/O 1/O 1	73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108	I/O (ERR, INIT) VCC GMD 1/O. 1/O
IL			· <u>-</u>	-, -	100	.,,

NC = NO CONNECT

FIGURE 2. <u>Ierminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 20

DESC FORM 193A

JUL 94

9004708 0013942 879

Case outline Y and Z - Continued.


Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139	I/O I/O I/O I/O GND I/O I/O I/O (D5) I/O (CSO) I/O	140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170	I/O (D1) I/O (RCLK-BUSY/RDY) I/O I/O I/O (D0, DIN) SGCK4 (I/O)-DOUT CCLK VCC TDO GND I/O (A0, WS) PGCK4 (I/O, A1) NC I/O I/O (CS1, A2) I/O (A3) I/O I/O (A5) I/O (A5) I/O (A5) I/O (A6)	171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195	I/O (A7) GND VCC I/O (A8) I/O (A9) I/O I/O I/O I/O I/O (A10) I/O (A11) I/O I/O GND I/O


NC = NO CONNECT

FIGURE 2. <u>Ierminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 21

DESC FORM 193A JUL 94






Fast carry logic in each CLB CLB function generator used as read/write memory cells COUT LOGIC FUNCTION OF G1-G4 A1 G4 G3 C1 CS SUM 1 WE 00 01 GΖ 81 G1 -CARRY LDGIC 9 WE DATA IN G' FUNCTION M WRITE G CIN 1 -63 CIN 2 -CARRY LOGIC GENERATOR WRITE F G2-G1 H 16×2 LOGIC FUNCTION OF F1-F4 SUM 0 BO F2 -A0 F1 ~ DATA FUNCTION GENERATOR M CONFIGURATION MEMORY BIT F2 FIGURE 3. Logic block diagram - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE A		5962-92305
	REVISION LEVEL C	SHEET 24

DESC FORM 193A JUL 94

■ 9004708 0013946 414 **■**



9004708 0013947 350 🖿




GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS CLB RAM TIMING CHARACTERISTICS TRC ADDRESS WRITE WRITE ENABLE T DH Tos DATA IN REQUIRED READ X. Y OUTPUTS VALID VAL ID READ, CLOCKING DATA TCH CLDCK XO.YO OUTPUT READ DURING HRITE HRITE ENABLE •- ^TDH DATA IN (STABLE DURING WE) .T NO-1 X, Y OUTPUTS VALID VALID DATA IN (CHANGING DURING WE) NEW THO-T 00 X, Y OUTPUTS VALID (PREVIOUS) READ DURING WRITE, CLOCKING DATA INTO FLIP-FLOP HRITE ENABLE - TDCK-DATA IN CLOCK XO, YO OUTPUTS FIGURE 4. <u>Timing diagram and switching characteristics</u> - Continued. SIZE STANDARD 5962-92305 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET **DAYTON, OHIO 45444**

С

27

DESC FORM 193A JUL 94




NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with V_{IN} = 0.0 V for three-state to active high, and V_{IN} = V_{CC} for three-state to active low. See figure 5, circuit B herein for circuit used.

FIGURE 4. <u>Timing diagram and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 28

DESC FORM 193A JUL 94

9004708 0013950 945



- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device class Q shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 4, 5, and 6 (C_{IN} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- c. For device class M, subgroups 7, 8A, and 8B tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biase, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-92305
	REVISION LEVEL C	SHEET 30

DESC FORM 193A JUL 94

9004708 0013952 718

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

1/ Blank spaces indicate tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the functionality of the device.

4/ * indicates PDA applies to subgroup 1 and 7.

5/ ** see 4.4.1e.

 δ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 31

DESC FORM 193A JUL 94

9004708 0013953 654

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. <u>Delta limits at +25°C</u>.

Parameter 1/	Device types
	ALL
I _{CCO} standby	±1 mA of specified limit in table I.
IIL	±1 μA of specified limit in table I.

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

- 4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 32

DESC FORM 193A JUL 94

■ 9004708 0013954 590 **■**

- 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations. symbols. and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-1-38535, MIL-STD-1331, and as follows:

V _{CC} GND	
GŇĎ	GROUND
CCLK	
DONE	DONE
PROGRAM	
RCLK	READ CLOCK
MO	
M1	MODE 1
M2	
TDO	
TDI	
TCK	
TMS	
HDC	
LDC	LOW DURING CONFIGURATION
INIT	
PGCK1-PGCK4	
RDY/BUSY	
	indicates when the chip is ready for another byte of data to
	be written into it. After configuration is complete, this
	pin becomes a user programmed I/O pin.
CSO	CHIP SELECT, WRITE
CS1	
WS	
RS	
A0-A17	
DO-D7	
DIN	
DOUT	
1/0	

6.5.1 <u>Timing Limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 33

DESC FORM 193A JUL 94

■ 9004708 0013955 427 **■**

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-SID-883) without the necessity for the generation of unique part numbers. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

BUFFER SWITCHING CHARACTERISTICS

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
	-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max		
TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low (buffer active)	T ₁₀₁	See note.	N/A	ALL		13	ns
TBUF d.i.ng a horizontal Longline (L.L.) I going low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain	τ ₁₀₂		N/A	All		13.5	ns
I going low to L.L. active and valid	T _{ON}		N/A	All		15.1	ns
T to L.L. inactive	TOFF		N/A	All		3	ns
I going high to L.L. (inactive) with single pull-up resistor	T _{PUS}		N/A	All		36	ns
T going high to L.L. (inactive) with pair of pull-up resistors	T _{PUF}		N/A	All		17	ns

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 34

DESC FORM 193A JUL 94

9004708 0013956 363