

PI6C3Q991E, PI6C3Q993E

3.3V Programmable Skew PLL Clock Driver SuperClockTM

Features


- PI6C3Q99X family provides following products: PI6C3Q991E: 32-pin PLCC version PI6C3Q993E: 28-pin QSOP version
- Inputs are 5V Tolerant
- 4 pairs of programmable skew outputs
- Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- · Synchronous output enable
- Input frequency: 3.75 MHz to 133 MHz
- Output frequency: 15 MHz to 133 MHz
- 2x, 4x, 1/2, and 1/4 outputs
- 3-level inputs for skew and PLL range control
- · PLL bypass for DC testing
- External feedback, internal loop filter
- 12mA balanced drive outputs
- Low Jitter: < 200ps peak-to-peak
- Industrial temperature range
- Pin-to-pin compatible with IDT QS5V991 and QS5V993
- · Packages: 32-pin PLCC(J) 28-pin QSOP(Q)

Description

The PI6C3Q99X family is a high fanout 3.3V PLL-based clock driver intended for high-performance computing and data-communication applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. PI6C3Q991E has 8 programmable skew outputs in 4 banks of 2, while the PI6C3Q993E has 6 programmable skew outputs and 2 zero skew outputs. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

When the GND/sOE pin is held LOW, all the outputs are synchronously enabled. However, if GND/sOE is held HIGH, all the outputs except 3Q0 and 3Q1 are synchronously disabled. Furthermore, when the V_{CCO}/PE is held HIGH, all the outputs are synchronized with the positive edge of the REF clock input. When V_{CCO}/PE is held LOW, all the outputs are synchronized with the negative edge of REF. Both devices have LVTTL outputs with 12mA balanced-drive outputs.

Pin Configurations





Logic Block Diagrams




Table 1. Pin Descriptions

Pin Name	Type	Functional Description	
REF	IN	Reference Clock input	
FB	IN	Feedback Input	
TEST ⁽¹⁾	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew selections (see table 3) remain in effect. Set LOW for normal operation.	
GND/sOE(1)	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q0 and 3Q1) in a LOW state - 3Q0 or 3Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and GND/sOE is HIGH, the nF [1:0] pins act as output disable controls for individual banks when nF [1:0] = LL. Set GND/sOE LOW for normal operation.	
V _{CCQ} /PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock.	
nF [1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency range.	
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. See table 2	
nQ [1:0]	OUT	4 output banks of 2 outputs, with programmable skew. On the PI6C3Q993 4Q1:0 are fixed zero skew outputs.	
V _{CCN}	PWR	Power supply for output buffers	
V _{CCQ}	PWR	Power supply for phase locked loop and other internal circuitry	
GND	PWR	Ground	

Note:

1. When TEST = MID and $\overline{GND/SOE}$ = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections (see Table 3) remain in effect unless nF[1:0] = LL.



Programmable Skew

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays, or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit $t_{\rm U}$ which is of the order of a nanosecond (see Table 2). There are 9 skew configurations available for each output pair. These configurations are choosen by the nF1:0 control pins. To minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used; they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Skew Selection Table (Table 3) shows how to select specific skew taps by using the nF1:0 control pins.

External Feedback

By providing external feedback, the PI6C3Q99X family gives users flexibility with regard to skew adjustment. To drive the VCO, the FB signal is compared with the input REF signal at the phase detector. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly. An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

Table 2. PLL Programmable Skew Range and Resolution Table

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing unit calculation (t _U)	1/(44xF _{NOM})	1/(26xF _{NOM})	$1/(16xF_{NOM})$	
VCO frequency range (F _{NOM}) ^(2,3)	15 to 35 MHz	25 to 60 MHz	40 to 133 MHz	
Skew adjustment range ⁽⁴⁾ Max. adjustment	±9.09ns ±49° ±14%	±9.23ns ±83° ±23%	±9.38ns ±135° ±37%	ns Phase degrees % of cycle time
Example 1, F _{NOM} = 15 MHz	$t_{\rm U} = 1.52 {\rm ns}$			
Example 2, $F_{NOM} = 25 \text{ MHz}$	$t_{\rm U} = 0.91 {\rm ns}$	$t_{\rm U} = 1.54 {\rm ns}$		
Example 3, $F_{NOM} = 30 \text{ MHz}$	$t_{\rm U} = 0.76 {\rm ns}$	$t_U = 1.28 \mathrm{ns}$		
Example 4, F _{NOM} = 40 MHz		$t_{\rm U} = 0.96 {\rm ns}$	$t_{\rm U} = 1.56 {\rm ns}$	
Example 5, F _{NOM} = 50 MHz		$t_U = 0.77 ns$	$t_{\rm U} = 1.25 {\rm ns}$	
Example 6, F _{NOM} = 80 MHz			$t_{\mathrm{U}}=0.78\mathrm{ns}$	

Notes:

- 2. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on input frequency range allows the PLL to operate in its 'sweet spot' where jitter is lowest.
- 3. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided output as the FB input.
- 4. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a $4t_U$ skewed output is used for feedback, all other outputs will be skewed $-4t_U$ in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6 t_U skew adjustment is possible and at the lowest F_{NOM} value.

3

PS8555 08/07/01



Table 3. Skew Selection Table for Output Pairs

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4) ⁽⁵⁾
LL(6)	-4t _U	Divide by 2	Divide by 2
LM	$-3t_{\mathrm{U}}$	-6t _U	-6t _U
LH	−2t _U	-4t _U	-4t _U
ML	−1t _U	−2t _U	−2t _U
MM	Zero skew	Zero skew	Zero skew
MH	+1t _U	+2t _U	+2t _U
HL	+2t _U	+4t _U	$+4t_{\mathrm{U}}$
HM	+3t _U	+6t _U	$+6t_{\mathrm{U}}$
НН	+4t _U	Divide by 4	Inverted ⁽⁷⁾

Notes:

- 5. Programmable skew on pair #4 is not applicable for the PI6C993.
- 6. LL disables outputs if TEST = MID and $\overline{GND/sOE}$ = HIGH.
- 7. When pair #4 is set to HH (inverted), GND/s \overline{OE} disables pair #4 HIGH when $V_{CCQ}/PE = HIGH$, GND/s \overline{OE} disables pair #4 LOW when $V_{CCQ}/PE = LOW$

Table 4. Absolute Maximum Ratings

Supply Voltage to ground	0.5V to 7.0V
DC input Voltage	0.5V to 7.0V
Maximum Power Dissipation at $T_A = 85^{\circ}C$, PLCC	0.80 watts
QSOF	0.66 watts
TSTG Storage temperature	65°C to 150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 5. Recommended Operating Range

Cb.al	Description	PI6C399XE	II	
Symbol	Description	Min.	Max.	Units
V _{CC}	Power Supply Voltage	3.0	3.6	V
T_{A}	Ambient Operating Temperature	0	70	°C

4

PS8555 08/07/01



Table 6. DC Characteristics Over Operating Range

Symbol	Parameter	Test Co	ondition	Min.	Max.	Units
V _{IH}	Input HIGH Voltage		Guaranteed Logic HIGH (REF, FB inputs only)		5.5	
V _{IL}	Input LOW Voltage	Guaranteed I (REF, FB i	-	-0.5	0.8	V
V _{IHH}	Input HIGH Voltage ⁽⁸⁾	3-Level In	puts Only	V _{CC} -0.6		Ī ,
V _{IMM}	Input MID Voltage ⁽⁸⁾	3-Level In	puts Only	V _{CC} /2 -0.3	V _{CC} /2 +0.3	
V _{ILL}	Input LOW Voltage ⁽⁸⁾	3-Level In	3-Level Inputs Only		0.6	
I _{IN}	Input Leakage Current (REF, FB inputs only)		$V_{IN} = V_{CC}$ or GND, $V_{CC} = Max$.		5	
I ₃	3-Level Input DC Current (TEST, FS, nF1:0)	$V_{IN} = V_{CC}$ $V_{IN} = V_{CC}/2$ $V_{IN} = GND$	$V_{IN} = V_{CC}/2$ MID Level		200 50 200	μА
I _{PU}	Input Pull-Up Current (V _{CCQ} /PE)	$V_{CC} = Max., V_{IN} = GND$			100	
I _{PD}	Input Pull-Down Current (GND/sOE)	$V_{CC} = Max., V_{IN} = V_{CC}$			100	
V _{OH}	Output HIGH Voltage	V_{CC} = Min., $I_{OH} = -12mA$		2.2		17
V _{OL}	Output LOW Voltage	$V_{\rm CC}$ = Min.,	$I_{OL} = 12mA$		0.55	V

Table 7. Power Supply Characteristics

Symbol	Parameter	Test Condition	Тур.	Max.	Units
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = Max.$, TEST = Mid., REF = LOW, GND/ $\overline{\text{SOE}}$ = LOW, All outputs unloaded	8.0	15	mA
ΔI_{CC}	Power Supply Current per Input HIGH ⁽⁹⁾	$V_{CC} = Max., V_{IN} = 3.0V$	1.0	30	μA
I _{CCD}	Dynamic Power Supply Current per Output ⁽⁹⁾	$V_{CC} = Max., C_L = 0pF$	55	90	μA/MHz
I_{C}	Total Power Supply Current ⁽⁹⁾	$V_{CC} = 3.3V$, $F_{REF} = 20$ MHz, $C_L = 160$ pF ⁽¹⁰⁾	29		
Ic	Total Power Supply Current ⁽⁹⁾	$V_{CC} = 3.3V$, $F_{REF} = 33$ MHz, $C_L = 160pF^{(10)}$	42		mA
I _C	Total Power Supply Current ⁽⁹⁾	$V_{CC} = 3.3V$, $F_{REF} = 66$ MHz, $C_L = 160$ pF ⁽¹⁰⁾	76		

Notes:

- 8. These inputs are normally wired to V_{CC} , GND, or unconnected. Internal termination resistors bias unconnected inputs to $V_{CC}/2$. If these inputs are switched, the function and timing of the outputs may glitched, and the PLL may require an additional t_{LOCK} time before all datasheet limits are achieved.
- 9. Guaranteed by characterization but not production tested.
- 10. For 8 outputs each loaded with 20pF.

Table 8. Capacitance $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{IN} = 0V)$

	QS	OP	PL	PLCC		
	Тур.	Max.	Тур.	Max.	Units	
C _{IN}	4	6	5	7	pF	

5

P\$8555 08/07/01






Figure 1. AC Test Loads and Waveforms

6



Table 9. Switching Characteristics Over Operating Range

	Description			PI6C3Q9911 PI6C3Q9931		Units
Symbol		- -			Max.	
F_{NOM}	VCO frequency range			see Table 2		
t_{RPWH}	REF pulse width HIGH ⁽²¹⁾		3.0			ns
t_{RPWL}	REF pulse width LOW ⁽²¹⁾		3.0			
t_{U}	Programmable skew time unit			see Table 3		
t _{SKEWPR}	Zero output matched-pair skew	$(xQ0, xQ1)^{(11,12,13)}$		0.05	0.20	
t _{SKEW0}	Zero output skew (all outputs) C	$L = 0pF^{(11,14)}$		0.1	0.25	
t _{SKEW1}	Output skew (rise-rise, fall-fall, s	ame class outputs) (11,15)		0.25	0.50	
t _{SKEW2}	Output skew (rise-fall, nominal-in	overted, divided-divided) (11,15)		0.30	1.2	
t _{SKEW3}	Output skew (rise-rise, fall-fall, d	ifferent class outputs) (11,15)		0.25	0.50	
t _{SKEW4}	Output skew (rise-fall, nominal-d	ivided, divided-inverted) (11,15)		0.50	0.90	
t _{DEV}	Device-to-device skew (11,12,16)				0.75	ns
t_{PD}	REF input to FB propagation de	lay (11,18)	-0.25	0	0.25	
t _{ODCV}	Output duty cycle varation from :	50%(11)	-1.2	0	1.2	
t _{PWH}	Output HIGH time deviation from	n 50% ^(11,19)			2.0	
t_{PWL}	Output LOW time deviation from	1 50%(11,20)			2.5	
t _{ORISE}	Output rise time (11)	0.15	1.0	1.8		
t _{OFALL}	Output fall time (11)	0.15	1.0	1.8		
t_{LOCK}	PLL lock time (11,17)				0.5	ms
4	Cycle to cycle output itte-(11)	RMS			25	200
$t_{ m JR}$	Cycle-to-cycle output jitter ⁽¹¹⁾	Peak-to-peak			200	ps

Notes:

- 11. All timing tolerances apply for $F_{NOM} \ge 25$ MHz. Guaranteed by design and characterization, not subject to 100% production testing.
- 12. Skew is the time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with the specified load.
- 13. t_{SKEWPR} is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0t_U.
- 14. t_{SKEW0} is the skew between outputs when they are selected for 0t_U.
- 15. There are 3 classes of outputs: Nominal (multiple of t_U delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
- 16. t_{DEV} is output-to-output skew between any two devices operating under same conditions (V_{CC}, ambient temperature, air flow, etc.)
- 17. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.

7

- 18. t_{PD} is measured with REF input rise and fall times (from 0.8V to 2.0V) of 1.0ns.
- 19. Measured at 2.0V.
- 20. Measured at 0.8V.
- 21. Refer to Table 10 for more detail.

P\$8555 08/07/01



Table 10. Input Timing Requirements (22)

Symbol	Description	Min.	Max.	Units
t _R , t _F	Maximum input rise and fall times, 0.8V to 2.0V		10	ns/V
tPWC	Input clock pulse, HIGH or LOW	3		ns
D _H	Input duty cycle	10	90	%

Notes:

22. Input timing requirements are guaranteed by design but not tested. Where pulse width implied by D_H is less than tpwc limit, tpwc limit applies.




Figure 2. AC Timing Diagram

Notes:

 V_{CCO}/PE : The AC timing diagram above applies to $V_{CCO}/PE=V_{CC}$. For $V_{CCO}/PE=GND$, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divideby-4 signals align.

The time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected Skew: when all are loaded with 20pF and terminated with 75 Ohm to $V_{CC}/2$.

tskewpr: The skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu.

tskewo: The skew between outputs when they are selected for 0t U.

The output-to-output skew between any two devices operating under the same conditions (V_{CC} , ambient temperature, air flow, etc.) tDEV: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 todcv:

tLOCK:

The time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpp is within specified limits.

8

tpwH is measured at 2.0V.


tpwl is measured at 0.8V.

torise and torial are measured between 0.8V and 2.0V.


PS8555 08/07/01



32-Pin PLCC Package Diagram



28-Pin QSOP Package Diagram



Ordering Information

Ordering Code	Package Code	Package Type	Operating Range
PI6C3Q991E	J32	32-Pin PLCC	Cammanaial
PI6C3Q993E	Q28	28-Pin QSOP	Commercial

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com 9