# N-Channel Enhancement-Mode Vertical DMOS FETs

#### **Features**

- ► Low threshold (2.0V max.)
- High input impedance
- ► Low input capacitance (50pF typ.)
- Fast switching speeds
- ▶ Low on-resistance
- Free from secondary breakdown
- ► Low input and output leakage
- Complementary N- and P-channel devices

## **Applications**

- ► Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- ▶ Battery operated systems
- ▶ Photo voltaic drives
- Analog switches
- General purpose line drivers
- ▶ Telecom switches

#### **General Description**

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

## **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

# Ordering Information

Device	Order Number Die*	BV <sub>DSS</sub> / BV <sub>DGS</sub> (V)	$R_{DS(ON)} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	<b>V</b> <sub>GS(th)</sub> (max) (V)	   <sub>D(ON)</sub> (min) (A)	
TN1504	TN1504NW	40	3.0	2.0	2.0	

<sup>\*</sup> Die in wafer form.


### **Electrical Characteristics** (T<sub>4</sub> = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	40	-	-	V	$V_{GS} = 0V, I_{D} = 1.0mA$
$V_{\rm GS(th)}$	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}$ , $I_{D} = 0.5 \text{mA}$
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	-3.8	-5.0	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = 1.0 \text{mA}$
I <sub>GSS</sub>	Gate body leakage	-	0.1	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
	Zero gate voltage drain current	-	-	10		$V_{GS}$ =0V, $V_{DS}$ = Max Rating
I <sub>DSS</sub>					μA	V <sub>DS</sub> = 0.8 Max Rating
				500		$V_{GS} = 0V, T_A = 125^{\circ}C$
	On-state drain current	-	1.4	-	A	$V_{GS} = 5V, V_{DS} = 25V$
I <sub>D(ON)</sub>		-	3.4	-		V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
R	Static drain-to-source on-state resistance	-	2.0	4.5	Ω	$V_{GS} = 4.5V, I_{D} = 250 \text{mA}$
R <sub>DS(ON)</sub>		-	1.6	3.0		$V_{GS} = 10V, I_{D} = 500mA$
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	0.6	1.1	%/°C	$V_{GS} = 10V, I_{D} = 0.5A$
G <sub>FS</sub>	Forward transconductance	225	400	-	mmho	$V_{DS} = 25V, I_{D} = 500mA$
C <sub>ISS</sub>	Input capacitance	-	50	60	pF	$V_{GS} = 0V, V_{DS} = 25V,$ f = 1.0MHz
C <sub>oss</sub>	Common source output capacitance	-	25	35		
C <sub>RSS</sub>	Reverse transfer capacitance	-	4.0	8.05		
t <sub>d(ON)</sub>	Turn-on delay time	-	2.0	5.0	ns	$V_{DD} = 25V, I_{D} = 1.0A$ $R_{GEN} = 25\Omega$
t <sub>r</sub>	Rise time	-	3.0	5.0		
t <sub>d(OFF)</sub>	Turn-off delay time	-	6.0	7.0		
t <sub>f</sub>	Fall time	-	3.0	6.0		
V <sub>SD</sub>	Diode forward voltage drop	-	1.0	1.5	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 0.5A
t <sub>rr</sub>	Reverse recovery time	-	400	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 0.5A

#### Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

# **Switching Waveforms and Test Circuit**





**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.