COLOUR TRANSIENT IMPROVEMENT CIRCUIT

GENERAL DESCRIPTION

The TDA4560 is a monolithic integrated circuit for colour transient improvement (CTI) and luminance delay line in gyrator technique in colour television receivers.

Features

- Colour transient improvement for colour difference signals (R-Y) and (B-Y) with transient detecting-, storage- and switching stages resulting in high transients of colour difference output signals
- A luminance signal path (Y) which substitutes the conventional Y-delay coil with an integrated Y-delay line
- Switchable delay time from 720 ns to 1035 ns in steps of 45 ns
- Output for the option of velocity modulation

QUICK REFERENCE DATA

Supply voltage (pin 10)	Vp = V ₁₀₋₁₈	typ.	12 V
Supply current (pin 10)	IP = I ₁₀	typ.	35 mA
(R-Y) and (B-Y) attenuation	$\alpha_{\mathbf{cd}}$	typ.	0 dB
(R-Y) and (B-Y) output transient time	t _{tr}	typ.	150 ns
Adjustable Y-delay time	td	720 to	1035 ns
Y-attenuation	$\alpha_{f y}$	typ.	7 dB

PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).




Fig. 1 Block diagram.

FUNCTIONAL DESCRIPTION

The IC consists of two colour difference channels (B-Y) and (R-Y) and a luminance signal path (Y) as shown in Fig. 1.

Colour difference channels

The (B-Y) and (R-Y) colour difference channels consist of a buffer amplifier at the input, a switching stage and an output amplifier. The switching stages, which are controlled by transient detecting stages (differentiators), switch to a value that has been stored at the beginning of the transients. The differentiating stages get their signal direct from the colour difference detecting signal (pins 1 and 2). Two parallel storage stages are incorporated in which the colour difference signals are stored during the transient time of the signal. After a time of about 600 ns they are switched immediately (transient time of 150 ns) to the outputs. The colour difference channels are not attenuated.

Y-signal path

The Y-signal input (pin 17) is capacitively coupled to an input clamping circuit. Gyrator delay cells provide a maximum delay of 1035 ns including an additional delay of 45 ns via the fine adjustment switch (S1) at pin 13. Three delay cells are switched with two interstage switches dependent on the voltage at pin 15. Thus three switchable delay times of 90 ns, 180 ns or 270 ns less than the maximum delay time are available. A tuning compensation circuit ensures accuracy of delay time despite process tolerances. The Y-signal path has a 7 dB attenuation as a normal Y-delay coil and can replace this completely. The output is fed to pin 12 via a buffer amplifier. An additional output stage provides a signal of 90 ns less delay at pin 11 for the option of velocity modulation.

RATINGS

Limiting values in accordance with the Absolute Maximum System ()	ximum System (IE)	Maxin	Absolute	the	with	accordance	lues in	Limiting val	- 1
---	-------------------	-------	----------	-----	------	------------	---------	--------------	-----

Supply voltage (pin 10)	$V_P = V_{10-18}$	max.	13,2	V
Voltage ranges to pin 18 (ground)				
at pins 1,2,12,15	V _{n-18}	0	to Vp	V
at pin 11	V ₁₁₋₁₈	0 to (V	P-3V)	٧
at pin 17	V17-18		0 to 7	٧
Voltage ranges				
at pin 7 to pin 6	V7-6		0 to 5	V
at pin 8 to pin 9	Vg.g		0 to 5	V
Currents				
at pins 6,9	±16.9	max.	15	mΑ
at I7, I8, I11, I12	,	interna	lly limit	ted
Total power dissipation	P _{tot}	max.	1,1	W
Storage temperature range	T_{stg}	25 to	o +150	oC
Operating ambient temperature range	T_{amb}	0	to +70	oC

Note

Pins 3, 4, 5, 6, 9, 13 and 14 d.c. potential not published.

CHARACTERISTICS

VP = V10.18 = 12 V; Tamb = 25 °C; measured in application circuit Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 10)					
Supply voltage	Vp = V ₁₀₋₁₈	10,8	12	13,2	V
Supply current	IP = 110	-	35	50	mΑ
Colour difference channels (pins 1 and 2);					
(R-Y) input voltage (peak-to-peak value) 75% colour bar signal	V ₁₋₁₈	_	1,05	_	v
(B-Y) input voltage (peak-to-peak value) 75% colour bar signal	V ₂₋₁₈	_	1,33	_	v
Input resistance	R _{1, 2-18}	_	12		kΩ
Internal bias (input)	V1, 2-18	_	4.3	_	V
(B-Y), (R-Y) signal attenuation $\frac{V_8}{V_1}$, $\frac{V_7}{V_2}$	αcd	-	0	_	dB
Output voltage (d.c.)	V7, 8-18	_	4,4	_	V
Output current (emitter follower with constant current source 0,65 mA)	-17.8	_	1,2	_	mA
(R-Y) and B-Y) output signal transient time	t _{tr}	-	150	_	ns
Y-signal path (pin 17)		Ì			
Y-input voltage (composite signal)					
(peak-to-peak value)	V17-18(p-p)	-	1	_	V
Internal bias voltage (during clamping)	V17-18	-	1,5	_	٧
Input current					
during picture content	117	-	8		μΑ
during synchronizing pulse	-l ₁₇	-	100	-	μΑ
Y-signal attenuation $\frac{V11}{V_{17}}$	αγ	-	8	_	dB
Y-signal attenuation $\frac{V_{12}}{V_{17}}$	αγ	-	7	-	dB
Output voltage (d.c.)	V ₁₁₋₁₈	_	2,3	_	V
Output voltage (d.c.)	V ₁₂₋₁₈	_	10,3	_	V
Output current (emitter follower with constant current source 0,45 mA)	-1 _{11,12}		1,2	_	mA
Frequency response (note 1) R ₁₄₋₁₈ = 1,2 kΩ; V ₁₅₋₁₈ = 12 V	f12-17	_	5	_	MH:


CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Y-signal path (pin 17)					
Adjustable delay (note 2) (switch open)					
at $V_{15-18} = 0$ to 2,5 V; $R_{14-18} = 1,2$ k Ω	td	-	720	_	ns
at $V_{15.18}$ = 3,5 to 5,5 V; $R_{14.18}$ = 1,2 k Ω	t _d	-	810	-	ns
at V_{15-18} = 6,5 to 8,5 V; R_{14-18} = 1,2 k Ω	t _d	-	900	-	ns
at $V_{15-18} = 9.5$ to 12 V; $R_{14-18} = 1.2 \text{ k}\Omega$	td	_	990	-	ns
Fine adjustment delay (switch S1 closed) at V ₁₃₋₁₈ = 0 V	Δt _d	_	45	_	ns
Signal delay for velocity modulation (pin 11)	t		t _d - 90	ns	
Thermal resistance					
From junction to ambient (in free air)	R _{th j-a}	-	_	70	K/W

NOTES TO THE CHARACTERISTICS

- R₁₄₋₁₈ influences the bandwidth.
 Delay time is proportional to resistor R₁₄₋₁₈.

APPLICATION INFORMATION



- (1) Residual carrier reduced to 20 mV peak-to-peak (R = 1 k Ω , C = 100 pF).
- (2) Switching sequence for delay times shown in Table 1.

Fig. 2 Application diagram and test circuit.

Table 1 Switching sequence for delay times.

connection		voltage at	delay time		
(a)	(b)	(c)	- piii 15 :	(ns)*	
0	0	0	0 to 2,5 V	720	
0	0	X	3,5 to 5,5 V	810	
0	X	Х	6,5 to 8,5 V	900	
X	X	X	9,5 to 12 V	990	

Where: X = connection closed; O = connection open.

^{*} When switch (S1) is closed the delay time is increased by 45 ns.