



## 8-INPUT NAND GATE

The HEF4068B provides the 8-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4068BP : 14-lead DIL; plastic (SOT-27).  
HEF4068BD: 14-lead DIL; ceramic (cerdip) (SOT-73).  
HEF4068BT : 14-lead mini-pack; plastic  
(SO-14; SOT-108A).




Fig. 3 Logic diagram.

FAMILY DATA } see Family Specifications  
 $I_{DD}$  LIMITS category GATES }

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow 0$ HIGH to LOW	5	$t_{PHL}$	95	195	ns
	10		40	85	ns
	15		30	65	ns
	5	$t_{PLH}$	80	165	ns
	10		35	70	ns
	15		30	60	ns
Output transition times HIGH to LOW	5	$t_{THL}$	60	120	ns
	10		30	60	ns
	15		20	40	ns
	5	$t_{TLH}$	60	120	ns
	10		30	60	ns
	15		20	40	ns

	$V_{DD}$ V	typical formula for $P$ ( $\mu\text{W}$ )	where
Dynamic power dissipation per package ( $P$ )	5 10 15	$700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $2900 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $7200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)