

74HC4020; 74HCT4020

14-stage binary ripple counter

Rev. 03 — 20 January 2010

Product data sheet

1. General description

The 74HC4020; 74HCT4020 are high-speed Si-gate CMOS devices and are pin compatible with the HEF4020B series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC4020; 74HCT4020 are 14-stage binary ripple counters with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0, Q3 to Q13). The counter advances on the HIGH-to-LOW transition of \overline{CP} .

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of \overline{CP} .

Each counter stage is a static toggle flip-flop.

2. Features

- Multiple package options
- Complies with JEDEC standard no. 7A
- Specified from -40°C to $+85^{\circ}\text{C}$ and from -40°C to $+125^{\circ}\text{C}$

3. Applications

- Frequency dividing circuits
- Time delay circuits
- Control counters

4. Ordering information




Table 1. Ordering information

Type number	Package				Version
	Temperature range	Name	Description		
74HC4020N	-40°C to $+125^{\circ}\text{C}$	DIP16	plastic dual in-line package; 16 leads (300 mil)		SOT38-4
74HCT4020N					
74HC4020D	-40°C to $+125^{\circ}\text{C}$	SO16	plastic small outline package; 16 leads; body width 3.9 mm		SOT109-1
74HCT4020D					
74HC4020DB	-40°C to $+125^{\circ}\text{C}$	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm		SOT338-1
74HCT4020DB					

Table 1. Ordering information ...continued

Type number	Package	Temperature range	Name	Description	Version
74HC4020PW		-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT4020PW					
74HC4020BQ		-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1
74HCT4020BQ					

5. Functional diagram

**Fig 1.** Functional diagram**Fig 2.** Logic symbol**Fig 3.** IEC logic symbol




Fig 4. Logic diagram

6. Pinning information

6.1 Pinning





Fig 5. Pin configuration DIP16, SO16, SSOP16 and TSSOP16



- (1) The substrate is attached to this pad using conductive die attach material. It can not be used as supply pin or input. It is recommended that no connection is made at all.

Fig 6. Pin configuration DHVQFN16

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q3 to Q13	9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3	output
GND	8	ground (0 V)
CP	10	clock input (HIGH-to-LOW, edge-triggered)
MR	11	master reset input (active HIGH)
V _{CC}	16	positive supply voltage

7. Functional description

Table 3. Function table

Input		Output
CP	MR	Q0, Q3 to Q13
↑	L	no change
↓	L	count
X	H	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition.

7.1 Timing diagram





Fig 7. Timing diagram




Measurement points are given in [Table 8](#).

V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 9. Waveforms showing the output Q_n to output Q_{n+1} propagation delays

Table 8. Measurement points

Type	Input	Output
	V_M	V_M
74HC4020	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT4020	1.3 V	1.3 V



Test data is given in [Table 9](#).

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

C_L = Load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times

Table 9. Test data

Type	Input	Load
	V_I	t_r, t_f
74HC4020	V_{CC}	6 ns 15 pF, 50 pF
74HCT4020	3 V	6 ns 15 pF, 50 pF

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4




Fig 11. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 12. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1




Fig 13. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 14. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

14. Abbreviations

Table 10. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test

15. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4020_3	20100120	Product data sheet	-	74HC_HCT4020_CNV_2
Modifications:	<ul style="list-style-type: none">The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.Legal texts have been adapted to the new company name where appropriate.Added type number 74HC4020BQ, 74HCT4020BQ (DHVQFN16 / SOT763-1 package).Reference to family specifications is replaced by the actual information: Section 4 “Ordering information”, Section 6 “Pinning information”, Section 8 “Limiting values”, Section 9 “Recommended operating conditions”, Section 10 “Static characteristics”, Figure 10 “Test circuit for measuring switching times”			
74HC_HCT4020_CNV_2	19970901	Product specification	-	-

18. Contents

1	General description	1
2	Features	1
3	Applications	1
4	Ordering information	1
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	4
7.1	Timing diagram	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	9
13	Package outline	12
14	Abbreviations	17
15	Revision history	17
16	Legal information	18
16.1	Data sheet status	18
16.2	Definitions.....	18
16.3	Disclaimers.....	18
16.4	Trademarks.....	18
17	Contact information	18
18	Contents	19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 January 2010

Document identifier: 74HC_HCT4020_3