


Gate Controlled Current Limiter


IXCY01N90E
IXCP01N90E

V_{DSS} = 900V
I_{D(limit)} = 250mA
R_{DS(on)} ≤ 80Ω


N-Channel Enhancement Mode



TO-252 AA (IXCY)



TO-220 (IXCP)



G = Gate D = Drain
S = Source Tab = Drain

Symbol	Test Conditions	Maximum Ratings	
V _{DSS}	T _J = 25°C to 150°C	900	V
V _{DGR}	T _J = 25°C to 150°C, R _{GS} = 1MΩ	900	V
V _{GSS}	Continuous	± 20	V
V _{GSM}	Transient	± 30	V
P _D	T _C = 25°C	40	W
T _J		-55 ... +150	°C
T _{JM}		150	°C
T _{stg}		-55 ... +150	°C
T _L	1.6mm (0.062in.) from Case for 10s	300	°C
T _{sold}	Plastic Body for 10 seconds	260	°C
M _d	Mounting Torque (TO-220)	1.13 / 10	Nm/lb.in.
Weight	TO-220	3.00	g
	TO-252	0.35	g

Symbol	Test Conditions (T _J = 25°C Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV _{DSS}	V _{GS} = 0V, I _D = 25µA	900		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 25µA	2.5		V
I _{GSS}	V _{GS} = ± 20V, V _{DS} = 0V			±50 nA
I _{DSS}	V _{DS} = V _{DSS} , V _{GS} = 0V			10 µA
R _{DS(on)}	V _{GS} = 10V, I _D = 50mA, Note 1			80 mΩ
I _{DP}	Plateau Current, V _{GS} = 10V, V _{DS} = 10V	125		175 mA


Features

- High Output Resistance in Saturated Mode of Operation
- Rugged HDMOS™ Process
- Stable Peak Drain Current Limit
- High Voltage Current Regulator
- International Standard Packages


Applications

- Current Regulation
- Over Current and Over Voltage Protection for Sensitive Loads
- Linear Regulator

Symbol	Test Conditions (T _J = 25°C, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
g_{fs}	V _{DS} = 20V, I _D = 100mA, Note 1	28	40	ms
C_{iss} C_{oss} C_{rss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz	158		pF
		22		pF
		6.6		pF
t_{d(on)} t_r t_{d(off)} t_f	Resistive Switching Times V _{GS} = 10V, V _{DS} = 50V, I _D = 50mA R _G = 50Ω (External)	21		ns
		27		ns
		61		ns
		74		ns
Q_{g(on)} Q_{gs} Q_{gd}	V _{GS} = 10V, V _{DS} = 0.5 • V _{DSS} , I _D = 50mA	6.1		nC
		0.9		nC
		3.7		nC
ΔI_{A(P)}/Δ T	Plateau Current Shift with Temperature V _{DS} = 10V, V _{GS} = 10V	±50		ppm/K
ΔV_{AK}/Δ I_{A(p)}	Dynamic Resistance, V _{DS} = 20V, V _{GS} = 10V	125		kΩ
V_F	I _F = 50mA, V _{GS} = 0V, Note 1		1.3	V
R _{thJC} R _{thCS} R _{thCA}	TO-220 TO-252	0.50 80 125	3.10 °C/W °C/W °C/W °C/W	

TO-252 AA (IXCY) Outline


Dim.	Millimeter		Inches	
	Min.	Max.	Min.	Max.
A	2.19	2.38	0.086	0.094
A1	0.89	1.14	0.035	0.045
A2	0	0.13	0	0.005
b	0.64	0.89	0.025	0.035
b1	0.76	1.14	0.030	0.045
b2	5.21	5.46	0.205	0.215
c	0.46	0.58	0.018	0.023
c1	0.46	0.58	0.018	0.023
D	5.97	6.22	0.235	0.245
D1	4.32	5.21	0.170	0.205
E	6.35	6.73	0.250	0.265
E1	4.32	5.21	0.170	0.205
e	2.28	BSC	0.090	BSC
e1	4.57	BSC	0.180	BSC
H	9.40	10.42	0.370	0.410
L	0.51	1.02	0.020	0.040
L1	0.64	1.02	0.025	0.040
L2	0.89	1.27	0.035	0.050
L3	2.54	2.92	0.100	0.115

TO-220 (IXCP) Outline



Pins: 1 - Gate 2 - Drain


SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.170	.190	4.32	4.83
b	.025	.040	0.64	1.02
b1	.045	.065	1.15	1.65
c	.014	.022	0.35	0.56
D	.580	.630	14.73	16.00
E	.390	.420	9.91	10.66
e	.100	BSC	2.54	BSC
F	.045	.055	1.14	1.40
H1	.230	.270	5.85	6.85
J1	.090	.110	2.29	2.79
k	0	.015	0	0.38
L	.500	.550	12.70	13.97
L1	.110	.230	2.79	5.84
ØP	.139	.161	3.53	4.08
Q	.100	.125	2.54	3.18





IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,931,844 5,049,961 5,237,481 6,162,665 6,404,065 B1 6,683,344 6,727,585 7,005,734 B2 7,157,338B2 4,850,072 5,017,508 5,063,307 5,381,025 6,259,123 B1 6,534,343 6,710,405 B2 6,759,692 7,063,975 B2 4,881,106 5,034,796 5,187,117 5,486,715 6,306,728 B1 6,583,505 6,710,463 6,771,478 B2 7,071,537

Fig. 1. Output Characteristics

@ $T_J = 25^\circ\text{C}$

Fig. 2. Extended Output Characteristics

@ $T_J = 25^\circ\text{C}$

Fig. 3. Output Characteristics

@ $T_J = 125^\circ\text{C}$

Fig. 4. Drain Current vs. Junction Temperature

Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 50\text{mA}$ Value vs. Junction Temperature

Fig. 6. $R_{DS(on)}$ Normalized to $I_D = 50\text{mA}$ Value vs. Drain Current


**Fig. 7. Dynamic Output Resistance vs.
Drain Current**




Fig. 8. Input Admittance





Fig. 9. Transconductance



**Fig. 10. Forward Voltage Drop of
Intrinsic Diode**




Fig. 11. Gate Charge




Fig. 12. Capacitance




Fig. 13. Allowable Power Dissipation for Various Heat-Sinking Conditions




Fig. 14. Forward-Bias Safe Operating Area




Fig. 15. Maximum Transient Thermal Impedance

