# **TOSHIBA MOS MEMORY PRODUCTS**

### TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

#### DESCRIPTION

The TMM27512AD is a  $65,536 \text{ words} \times 8 \text{ bits ultraviolet light erasable and electrically programmable read only memory.}$ 

For read operation, the TMM27512AD's access time is 170 ns/200 ns/250 ns, and the TMM27512AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the  $\overline{\text{CE}}$  input.

For program operation, the programming is achieved by using the high speed programming mode. The TMM27512AD is fabricated with the N-channel silicon double layer gate MOS technology.

#### FEATURES

	-17	-20	<b>-</b> 25	-200	-250	
V <sub>CC</sub>	5V±5%			5V±10%		
tACC	170ns	200ns	250ns	200ns	250ns	
I <sub>CC2</sub>		120mA		130	OmA	
I <sub>CC1</sub>		35mA			OmA	

- · Full static operation
- ullet High speed programming mode I,  ${\rm I\!I}$
- · Inputs and outputs TTL compatible
- Pin compatible with i27512
- · Standard 28 pin DIP cerdip package


00 01 02 03 04 05 06 07

DataShe

GNL V<sub>CC</sub>

#### BLOCK DIAGRAM

VPP



#### PIN NAMES

A0 ~ A15	Address Inputs
00 ∿ 07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ/V <sub>PP</sub>	Output Program Enable Supply Input Voltage
v <sub>CC</sub>	Power Supply Voltage (+5V)
GND	Ground
,	

MODE SELECTION

HODE SEELETTON					
MODE	CE (20)	ŌĒ/V <sub>PP</sub> (22)	V <sub>CC</sub> (28)	$00 \wedge 07$ $(11 \wedge 13, 15 \wedge 19)$	POWER
Read	L	L		Data Out	A - 4-4
Output Deselect	*	Н	5V	High Impedance	Active
Standby	Н	*		High Impedance	Standby
Program	L	V <sub>PP</sub>	6V1)	Data In	
Program Inhibit	Н	$v_{PP}$	2)	High Impedance	Active
Program Verify	L	L	6.25V	Data Out	

\*: H or L

1): HIGH SPEED PROGRAMMING MODE I

2): HIGH SPEED PROGRAMMING MODE II

#### MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>CC</sub>	V <sub>CC</sub> Power Supply Voltage	-0.6 ~ 7.0	V
VPP	Program Supply Voltage	-0.6 ∿ 14.0	v
v <sub>IN</sub>	Input Voltage	-0.6 ~ 7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.6 ∿ 7.0	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec
TSTG	Storage Temperature	-65 ∿ 125	°C
TOPR	Operating Temperature	0 ∿ 70	°C

#### READ OPERATION

#### DC AND AC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27512AD-17/20/25	TMM27512AD-200/250
Ta	Operating Temperature	0 ∿ 70°C	0 ∿ 70°C
V <sub>CC</sub>	V <sub>CC</sub> Power Supply Voltage	5V±5%	5V±10%

DataSheet4U.com

DataShe

#### DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONI	CONDITION		TYP.	MAX.	UNIT
ILI	Input Current	V <sub>IN</sub> =0 ~ V	<sup>7</sup> cc	-	-	±10	μA
ILO	Output Leakage Current	V <sub>OUT</sub> =0.4	V <sub>CC</sub>	-	_	±10	μA
		-200/250	-17/20/25	-	-	35	mA
I <sub>CC1</sub>	Supply Current (Standby)		_	-	40	1,021	
	CC2 Supply Current (Active) $\overline{\text{CE}}=V_{\text{IL}}$		-17/20/25	-	-	120	mA
I <sub>CC2</sub>		-200/250	<del> </del> -	-	130	1	
VIH	Input High Voltage		_	2.0	-	V <sub>CC+1.0</sub>	v
V <sub>IL</sub>	Input Low Voltage		_	-0.3	-	0.8	V
v <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-40	I <sub>OH</sub> =-400μA		_	_	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =2.1mA		-	-	0.4	V
I <sub>PP1</sub>	V <sub>PP</sub> Current	V <sub>PP</sub> =0 ∿	VCC+0.6	-	-	±10	μА

#### AC CHARACTERISTICS

CVMDOI	DADAMETER	TMM27512AD-17		TMM27512AD-20/200		TMM27512AD-25/250		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT
tACC	Address Access Time	-	170	-	200	-	250	ns
t <sub>CE</sub>	CE to Output Valid	_	170	1	200	_	250	ns
toE	OE to Output Valid	_	70	-	70	-	100	ns
t <sub>DF1</sub>	CE to Output in High-Z	0	60	0	60	0	90	ns
t <sub>DF2</sub>	OE to Output in High-Z	0	60	0	60	0	90	ns
tOH	Output Data Hold Time	0	-	0	-	0	-	ns

#### AC TEST CONDITIONS

- Output Load : 1 TTL Gate and  $C_L$ =100pF

- Input Pulse Rise and Fall Times  $\,$  : 10ns Max.

• Input Pulse Levels : 0.45V \cdot 2.4V

 $\cdot$  Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V


#### CAPACITANCE \* $(Ta=25^{\circ}C, f=1MHz)$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CINI	Input Capacitance	V <sub>IN</sub> =0V	<del>-</del>	4	6	pF
C <sub>IN2</sub>	OE/Vpp Input CapacitanceDataSh	eet4U.cvm=ov	-	50	60	pF
COUT	Output Capacitance	V <sub>OUT</sub> =0V	-	8	12	рF

DataShe

\* This parameter is periodically sampled and is not 100% tested.

#### TIMING WAVEFORMS (READ)



PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

#### DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.0	-	V <sub>CC</sub> +1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V
v <sub>CC</sub>	V <sub>CC</sub> Power Supply Voltage	5.75	6.0	6.25	V
V <sub>PP</sub>	Vpp Power Supply Voltage	12.0	12.5	13.0	V

# DC and OPERATING CHARACTERISTICS (Ta=25±5°C, V<sub>CC</sub>=6V±0.25V, V<sub>PP</sub>=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$V_{IN}=0 \sim V_{CC}$	-	_	±10	μΑ
v <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-400μA	2.4	_	<del>-</del>	V
$v_{\rm OL}$	Output Low Voltage	I <sub>OL</sub> =2.1mA	-	-	0.4	V
ICC	V <sub>CC</sub> Supply Current	-	-		130	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	V <sub>PP</sub> =13.0V		-	50	mA

# AC PROGRAMMING CHARACTERISTICS (Ta=25 $\pm$ 5°C, V<sub>CC</sub>=6V $\pm$ 0.25V, V<sub>PP</sub>=12.5V $\pm$ 0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t <sub>AS</sub>	Address Setup Time	-	2	<del>-</del>	_	μs
t <sub>AH</sub>		ataSheet4U.c <u>o</u> m	2	-	-	μs
t <sub>OES</sub>	OE/Vpp Setup Time	-	2	-	-	μs
t <sub>OEH</sub>	OE/Vpp Hold Time	-	2	-	_	μS
t <sub>PRT</sub>	OE/Vpp Pulse Rise Time	-	50	_	_	ns
t <sub>DS</sub>	Data Setup Time	-	2	-	_	μs
t <sub>DH</sub>	Data Hold Time	-	2	-	-	μs
t <sub>VR</sub>	OE/Vpp Recovery Time	_	2	_	-	μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time	-	2	_	-	μs
t <sub>PW</sub>	Initial Program Pulse Width	CE=V <sub>IL</sub> , OE/V <sub>PP</sub> =V <sub>PP</sub>	0.95	1.0	1.05	ms
t <sub>OPW</sub>	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t <sub>DV</sub>	Data Valid from CE	OE/V <sub>PP</sub> =V <sub>IL</sub>	-	-	1	μs
t <sub>DF</sub>	CE to Output in High-Z	OE/V <sub>PP</sub> =V <sub>IL</sub>	-	_	130	ns

#### AC TEST CONDITIONS

• Output Load : 1 TTL Gate and  $C_L$  (100pF)

• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels :  $0.45 \text{V} \sim 2.4 \text{V}$ 

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

et4U.com

DataShe

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

#### DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.0	-	V <sub>CC</sub> +1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V
v <sub>CC</sub>	V <sub>CC</sub> Power Supply Voltage	6.0	6.25	6.5	V
V <sub>PP</sub>	Vpp Power Supply Voltage	12.5	12.75	13.0	V

#### DC and OPERATING CHARACTERISTICS (Ta=25±5°C, V<sub>CC</sub>=6.25V±0.25V, V<sub>PP</sub>=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$v_{IN}$ =0 $\sim v_{CC}$	-	_	±10	μA
V <sub>ОН</sub>	Output High Voltage	I <sub>OH</sub> =-400μA	2.4	_	-	V
$v_{ m OL}$	Output Low Voltage	I <sub>OL</sub> =2.1mA	<b>-</b>	_	0.4	v
ICC	VCC Supply Current	-	-	_	130	mA
I <sub>PP2</sub>	Vpp Supply Current	Vpp=13.0V	_		50	mA

#### AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V<sub>CC</sub>=6.25V±0.25V, V<sub>PP</sub>=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t <sub>AS</sub>	Address Setup Time Data	aSheet4U.com -	2	-	-	μS
t <sub>AH</sub>	Address Hold Time	-	2	-	_	μS
toes	OE/Vpp Setup Time	-	2	-	_	μs
t <sub>OEH</sub>	OE/V <sub>PP</sub> Hold Time	-	2	_	_	μs
tPRT	OE/Vpp Pulse Rise Time	-	50	_	-	ns
t <sub>DS</sub>	Data Setup Time	-	2	-	-	μs
t <sub>DH</sub>	Data Hold Time	-	2	-	-	μs
t <sub>VR</sub>	OE/Vpp Recovery Time	-	2	-	_	μs
tvcs	V <sub>CC</sub> Setup Time	-	2	-	-	μs
t <sub>PW</sub>	Program Pulse Width	CE=VIL, OE/VPP=VPP	0.095	0.1	0.105	ms
t <sub>DV</sub>	Data Valid from CE	ŌE/V <sub>PP</sub> =V <sub>IL</sub>	_	_	1	μs
t <sub>DF</sub>	CE to Output in High-Z	OE/V <sub>PP</sub> =V <sub>IL</sub>	_	-	130	ns

#### AC TEST CONDITIONS

• Output Load

: 1 TTL Gate and  $C_L$  (100pF)

• Input Pulse Rise and Fall Times : 10ns Max.


Input Pulse Levels

: 0.45V ~ 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I  $(V_{CC}=6V\pm0.25V, V_{PP}=12.5V\pm0.5V)$ HIGH SPEED PROGRAMMING MODE II  $(V_{CC}=6.25V\pm0.25V, V_{PP}=12.75V\pm0.25V)$ 



et4U.com

- Note 1.  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and cut off simultaneously or after V .
  - 2. Removing the device from socket and setting the device in socket with  $V_{\rm PP}=12.5\pm0.5V$  or  $V_{\rm PP}=12.75\pm0.25V$  may cause permanent damage to the device.
  - 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

#### ERASURE CHARACTERISTICS

The TMM27512AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity  $[w/cm^2] \times exposure$  time [sec.]) for erasure should be a minimum of 15  $[w\cdot sec/cm^2]$ .

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of lcm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [ $\mu$ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [ $\mu$ w/cm²] × (20 × 60) [sec]  $\approx$  15 [ $\psi$ ·sec/cm²].)

The TMM27512AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the flourescent lamps will include  $3000\,^{\circ}\,4000\text{A}$  wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

#### OPERATION INFORMATION

The TMM27512AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	CE (20)	ŌĒ/V <sub>PP</sub> (22)	V <sub>CC</sub> (28)	00 ∿ 07 (11 ∿ 13, 15 ∿ 19)	POWER		
	Read	L	L		Data Out	Active	DataShe
Read Operation (Ta=0 ∿ 70°C)	Output DeselectSh	eet4U.co	m H	5V	High Impedance	Active	
(1a=0 * 70 °C)	Standby	Н	*	High Impedance		Standby	]
Program Operation	Program	L	V <sub>PP</sub>	6V <sup>1</sup> )	Data In		
(Ta=25±5°C)	Program Inhibit	Н	V <sub>PP</sub>	2)	High Impedance	Active	
(14-25-5 0)	Program Verify	L	L	6.25V	Data Out		

Note: H; V<sub>IH</sub>, L; V<sub>IL</sub>, \*; V<sub>IH</sub> or V<sub>IL</sub>

1); HIGH SPEED PROGRAMMING MODE I 2); HIGH SPEED PROGRAMMING MODE II

#### READ MODE

The TMM27512AD has two control functions. The chip enable  $(\overline{CE})$  controls the operation power and should be used for device selection.

The output enable  $(\overline{OE})$  control the output buffers, independent of device selection. Assuming that  $\overline{CE}=\overline{OE}=V_{IL}$ , the output data is valid at the outputs after address access time from stabilizing of all addresses.

The  $\overline{\text{CE}}$  to output valid (t<sub>CE</sub>) is equal to the address access time (t<sub>ACC</sub>). Assuming that  $\overline{\text{CE}}=\text{V}_{\text{IL}}$  and all addresses are valid, the output data is valid at the outputs after t<sub>OE</sub> from the falling edge of  $\overline{\text{OE}}$ .

#### OUTPUT DESELECT MODE

Assuming that  $\overline{\text{CE}}=\text{V}_{\text{IH}}$  or  $\overline{\text{OE}}=\text{V}_{\text{IH}}$ , the outputs will be in a high impedance state. So two or more TMM27512AD's can be connected together on a common bus line. When  $\overline{\text{CE}}$  is decoded for device selection, all deselected devices are in low power standby mode.

#### STANDBY MODE

The TMM27512AD has a low power standby mode controlled by the  $\overline{\text{CE}}$  signal. By applying a high level to the  $\overline{\text{CE}}$  input, the TMM27512AD is placed in the standby mode which reduce 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  inputs.

#### PROGRAM MODE

Initially, when received by customers, all bits of the TMM27512AD are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27512AD is in the programming mode when the  $\overline{\text{OE}}/\text{Vpp}$  input is at 12.5V or 12.75V and  $\overline{\text{CE}}$  is at TTL-Low level. DataSheet4U.com

DataShe

The TMM27512AD can be programmed any location at anytime either individually, sequentially, or at random.

#### PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with  $\overline{\text{OE}}/\text{V}_{PP}$  at  $\text{V}_{IL}$  and  $\overline{\text{CE}}$  at  $\text{V}_{IL}$ .

#### PROGRAM INHIBIT MODE

Under the condition that the program voltage(12.5V or 12.75V) is applied to Vpp terminal, a TTL high level  $\overline{\text{CE}}$  input inhibits the TMM27512AD from being programmed.

Programming of two or more TMM27512AD's in parallel with different data is easily accomplished. That is, all inputs except for  $\overline{\text{CE}}$  may be commonly connected, and a TTL Low level program pulse is applied to the  $\overline{\text{CE}}$  of the desired device only and TTL high level signal is applied to the other devices.

#### HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at  $V_{CC}$ =6.0V and  $\overline{\rm OE}/V_{PP}$ =12.5V. The programming is achieved by applying a single TTL low level lms pulse to the  $\overline{\rm CE}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with  $V_{\rm CC}$ =5V.


#### HIGH SPEED PROGRAMMING MODE II

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at  $V_{CC}$ =6.25V and  $\overline{\text{OE}}/V_{PP}$ =12.75V. The programming is achieved by applying a single TTL low level 0.1ms pulse to the  $\overline{\text{CE}}$  input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).


When programming has been completed, the data in all addresses should be verified with  $V_{\rm CC} = 5V$ .

HIGH SPEED PROGRAMMING MODE I FLOW CHART



et4U.com

HIGH SPEED PROGRAMMING MODE II FLOW CHART



et4U.com

#### ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TNM27512AD which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM27512AD by using this mode before program operation and automatically set program voltage  $(V_{\rm PP})$  and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to  $V_{\rm IL}$  in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to  $V_{\rm IH}$ . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM27512AD.

PINS	A0	07	06	05	04	03	02	01	00	нех.
SIGNATURE	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture code	$v_{IL}$	1	0	0	1	1	0	0	0	98
Device code	Λ <sup>IH</sup>	0	0	0	1	0	1	0	1	15

DataSheet4U.com

et4U.com


Note: A9=12V±0.5V

Al  $\sim$  A8, Al0  $\sim$  Al5,  $\overline{CE}$ ,  $\overline{OE}$ =V $_{IL}$ 

**OUTLINE DRAWINGS** 

Unit in mm

Note 2



- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
  - 2. This value is measured at the end of leads.
  - 3. All dimensions are in millimeters.