

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LC74736PT — CMOSIC On-Screen Display Controller

Overview

The LC74736PT is an on-screen display CMOS IC that displays characters and patterns on a TV screen under the control of a microcontroller.

For QVGA display, the LC74736PT supports the use of both a 16×16 dot character font and a 16×16 dot graphic font with 16 colors.

For WVGA display, the LC74736PT supports the use of both a 24×32 dot character font and a 24×32 dot graphic font with 16 colors.

The LC74736PT can also implement extremely varied displays by the use of an external ROM.

The LC74736PT supports both QVGA (480×234) and WVGA (800×480).

Features

- (1) Screen structure
 - Main: 2 screens (1 screen for WVGA display)

30 characters×15 lines (up to 450 characters) on a QVGA panel

33 characters×15 lines (up to 495 characters) on a WVGA panel

(Up to 34 characters×18 lines)

Wallpaper display screen:

QVGA mode: maximumPermanent repetition of a 4×4 (horizontal×vertical) character patternWVGA mode: maximumPermanent repetition of a 2×2 (horizontal×vertical) character pattern

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

> SANYO Semiconductor Co., Ltd. http://www.sanyosemi.com/en/network/

(2) Character structure	
QVGA mode: About 9MHz	
16 dots (horizontal) ×16 dots (vertical): Character display	
16 dots (horizontal) ×16 dots (vertical): Graphic glyph display WVGA mode: About 33.2MHz	
24 dots (horizontal) ×32 dots (vertical): Character display	
24 dots (horizontal) ×32 dots (vertical): Graphic glyph display	
Character display clock:	
LC oscillator (about 10MHz)	
External clock signal input (up to 40MHz)	
Built-in PLL (VCO) (7 to 40MHz)	
(3) Number of characters	
QVGA mode	
Up to 16384 characters when an external 16-bit 16M ROM is used WVGA mode	1.
Up to 4096 characters when an external 16-bit 16M ROM is used.	
No internal ROM	
Internal character RAM QVGA: 4 characters, WVGA: 1 char	acter
(4) Character sizes: Four horizontal sizes $(1\times, 2\times, 3\times, and 4\times)$	
Four vertical sizes $(1\times, 2\times, 3\times, \text{ and } 4\times)$	
(The character size is specified in line units.)	
 (5) Display start positions: 1024 positions in the horizontal direction and 51 Setting units: Horizontal: 1 dot (in screen units) Vertical: 1 dot (in screen units) 	2 positions in the vertical direction.
(6) Display functions	
• Blinking specification (in character units)	
Period: 1/64, 1/32, and 1/16 of the vertical sync signal (in screen u	inits)
Duty: Fixed at 50%	
• Box (raised or recessed) display	
Raised/recessed specification (in character units)	
Left: Off/on specification (in character units)	
Right: Off/on specification (in character units)	
Top: Off/on specification (in character units)	
Bottom: Off/on specification (in character units) • Border specification (in line units): Only valid with glyphs from the ch	aracter font
• Border specification (in fine units). Only valid with gryphs from the ch	
(7) Color specification	
Character	
	can be specified.
• Character background color (in character units): 1 of 16 colors	-
	can be specified.
Graphic16 types can be specified by ROM data	
Graphic 2	
• 16 types can be specified by ROM data	
1 color type can be changed.	
Graphic 3	
I C Annual and the subscription (DCANA) defension	
• 16 types can be specified by ROM data	
1 color table type can be changed.	appoified
	-

(8) Color table (palette)

- Sixteen colors can be selected from a set of 4096 colors (One of which is specified to be transparent.)
- Number of color tables: 4. This allows up to 64 colors to be displayed at the same time.
- (9) Wallpaper screen (Graphics glyphs only)

Wallpaper display: Repeated display under the main screen

(up to 4 characters horizontally by 4 characters vertically).

Sprite character display: Displayed above the main screen

(up to 4 characters horizontally by 4 characters vertically).

(10) Line spacing control0-15 scan lines (in line units)


(11) Output

Analog RGB output(to 20MHz) Digital RGB output (4 bits per color) BLK (OSD display period signal)


Package: TQFP100 Voltage: 3.3V

Package Dimensions

unit : mm (typ) 3274



Pin Assignment



No.A0569-4/106

Pin Functions

Pin No.	Symbol	Туре	Functional description
1	V _{SS} 1	Ground	Connect a ground to this pin. (Digital system ground)
2	V _{DD} 1	Power supply (+3.3V)	Digital system power supply: +3.3V
3	OSCin	LC oscillator	Connect to the character output dot clock generator oscillator coil and
4	OSCout	-	capacitor.
5	EXTclk	External clock signal input	Receives an external clock signal.
			Capacitor coupling, 50% duty cycle, 0.5Vp-p or higher
6	CTRL1	OSCin oscillator input control	Switches between external clock input mode and LC oscillator mode.
			Low: LC oscillator, high: external clock input MORE+
			OR control with MORE+ command
7	SCLK	Clock input	Clock input for the serial data input system
			MORE+ (This input has hysteresis characteristics.)
8	SIN	Data input	Serial data input
0	CS	Enchle innut	MORE+ (This input has hysteresis characteristics.)
9	03	Enable input	Enable input for the serial data input system. Serial data input is enabled when this pin is set low.
			MORE+ (This input has hysteresis characteristics.)
10	VSYNC	Vertical sync signal input	Vertical sync signal input
			MORE+ (This input has hysteresis characteristics.)
11	HSYNC	Horizontal sync signal input	Horizontal sync signal input
			MORE+ (This input has hysteresis characteristics.)
12	TEST1	Test mode control 1	Test mode control 1
			Low: normal operation, high: test mode MORE+
13	TEST2	Test mode control 2	Test mode control 2
			Low: normal operation, high: test mode (scan mode) MORE+
14	RST	Reset input	System reset input
			MORE+ (This input has hysteresis characteristics.)
15	CLKOUT	Clock output	Clock output
16	V _{SS} 1	Ground	Connect a ground to this pin. (Digital system ground)
17	NC		
18	NC		
19	NC		
20	NC		
21	NC		
22	V _{SS} 4	Ground	Connect a ground tro this pin. (PLL system power supply)
23	PD0	PLL charge pump output	Charge pump output
20	. 20		Connect a LPF (lug lead filter) to this pin.
		PLL VCO control voltage input	Voltage input for internal VCO control
24	VCOR	VCO variable range adjustment	Used to adjust variable voltage range of internal VCO.
			Connect a resistor to this pin.
25	V _{DD} 4	Power supply (+3.3V)	PLL system power supply: +3.3V
26	BFin	Amplifier input	Oscillation input for external VCO
27	BFout	Amplifier output	Oscillation output for external VCO
28	RD3	Rout output: bit 3	Rout output
29	RD2	Rout output: bit 2	This is a 4-bit digital output with values from 0000 to 1111.
30	RD1	Rout output: bit 1	
	RD1	· ·	
31		Rout output: bit 0	
32	GD3	Gout output: bit 3	Gout output
33	GD2	Gout output: bit 2	This is a 4-bit digital output with values from 0000 to 1111.
34	GD1	Gout output: bit 1	
35	GD0	Gout output: bit 0	
36	V _{DD} 1	Power supply (+3.3V)	Digital system power supply: +3.3V

37 38 39 40 41 42 43 44	Symbol BD3 BD2 BD1 BD0	Type Bout output: bit 3 Bout output: bit 2	Functional description Bout output
39 40 41 42 43	BD1	Bout output: bit 2	
40 41 42 43			This is a 4-bit digital output with values from 0000 to 1111.
41 42 43	BD0	Bout output: bit 1	
42 43	000	Bout output: bit 0	
43	BLK	Blanking signal output	This signal indicates the OSD display period.
	HFTOT	Halftone control signal output	OSD halftone period control signal
			Synthesized in the next stage IC.
44	V _{SS} 1	Ground	Connect a ground to this pin. (Digital system ground)
	Rout	Rout output: analog	D/A converter (4 bits) output. Connect a resistor Ro to this pin.
45	Gout	Gout output: analog	D/A converter (4 bits) output. Connect a resistor Ro to this pin.
46	Bout	Bout output: analog	D/A converter (4 bits) output. Connect a resistor Ro to this pin.
47	RREF	Reference resistor connection	Connect a reference register to this pin.
48	V _{DD} 2	Power supply (+3.3V)	D/A converter power supply: +3.3V
49	CCOMP	Phase correction capacitor connection	Capacitor connection: 1.5µF
50	V _{SS} 2	Ground	Connect a ground to this pin. (D/A converter ground)
51	D15	Data input 15	ROM data input 15. MORE+ [MSB]
52	D14	Data input 14	ROM data input 14. MORE+
53	D13	Data input 13	ROM data input 13. MORE+
54	D12	Data input 12	ROM data input 12. MORE+
55	D11	Data input 11	ROM data input 11. MORE+ [MSB]
56	D10	Data input 10	ROM data input 10. MORE+
57	D9	Data input 9	ROM data input 9. MORE+
58	D8	Data input 8	ROM data input 8. MORE+
59	V _{SS} 1	Ground	Connect a ground to this pin. (Digital system ground)
60	V _{DD} 1	Power supply (+3.3V)	Digital system power supply: +3.3V
61	D7	Data input 7	ROM data input 7. MORE+
62	D6	Data input 6	ROM data input 6. MORE+
63	D5	Data input 5	ROM data input 5. MORE+
64	D4	Data input 4	ROM data input 4. MORE+
65	D3	Data input 3	ROM data input 3. MORE+
66	D2	Data input 2	ROM data input 2. MORE+
67	D1	Data input 1	ROM data input 1. MORE+
68	D0	Data input 0	ROM data input 0. MORE+ [LSB][LSB]
69	V _{SS} 1	Ground	Connect a ground to this pin. (Digital system ground)
70	V _{DD} 1	Power supply (+3.3V)	Power supply: (+3.3V: Digital system)
71	V _{SS} 3	Ground	Connect a ground to this pin. (External ROM output system ground)
72	V _{DD} 3	Power supply (+3.3 or +5.5V)	Power supply (External ROM output system power supply)
73		Output enable	ROM output enable output. This is an active low output.
74	CE	Chip enable	ROM chip enable output. This is an active low output.
74	A19	Address output 19	ROM address output 19
76	A19 A18	Address output 19	ROM address output 18
76	A18 A17	Address output 18 Address output 17	ROM address output 17
78	A17 A16	Address output 17 Address output 16	ROM address output 17 ROM address output 16
		Ground	
79	V _{SS} 3		Connect a ground to this pin. (External ROM output system ground)
80	V _{DD} 3	Power supply (+3.3 or +5.5V)	Power supply (External ROM output system power supply)
81	A15	Address output 15	ROM address output 15
82	A14	Address output 14	ROM address output 14
83	A13	Address output 13	ROM address output 13
84 85	A12 A11	Address output 12 Address output 11	ROM address output 12 ROM address output 11

Continued from	n preceding pag	e	
Pin No.	Symbol	Туре	Functional description
86	A10	Address output 10	ROM address output 10
87	A9	Address output 9	ROM address output 9
88	A8	Address output 8	ROM address output 8
89	V _{SS} 3	Ground	Connect a ground to this pin. (External ROM output system ground)
90	V _{DD} 3	Power supply (+3.3 or +5.5V)	Power supply (External ROM output system power supply)
91	A7	Address output 7	ROM address output 7
92	A6	Address output 6	ROM address output 6
93	A5	Address output 5	ROM address output 5
94	A4	Address output 4	ROM address output 4
95	A3	Address output 3	ROM address output 3
96	A2	Address output 2	ROM address output 2
97	A1	Address output 1	ROM address output 1
98	A0	Address output 0	ROM address output 0
99	V _{SS} 3	Ground	Connect a ground to this pin. (External ROM output system ground)
100	V _{DD} 3	Power supply (+3.3 or +5.5V)	Power supply (External ROM output system power supply)

Specifications

Absolute Maximum Ratings at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD} 1	V _{DD} 1,V _{DD} 2, and V _{DD} 4	V_{SS} -0.3 to V_{SS} +4.6	V
	V _{DD} 3	V _{DD} 3	V_{SS} -0.3 to V_{SS} +6.0	V
Input voltage	VIN	All input pins	V _{SS} -0.3 to V _{DD} 1+0.3	V
Output voltage	VOUT ¹	RD3 to RD0, GD3 to GD0, BD3 to BD0, BLK, HFTOT outputs	$V_{\mbox{\scriptsize SS}}\mbox{-}0.3$ to $V_{\mbox{\scriptsize DD}}\mbox{1+}0.3$	V
	V _{OUT} 2	A0 to 19, \overline{CE} , \overline{OE} outputs	V _{SS} -0.3 to V _{DD} 3+0.3	V
Maximum power dissipation	Pd max		275	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-40 to +125	°C

Recommended Operating Conditions

Demonster	Ourseland	Oraditions		Ratings		1.1
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD} 1	V_{DD} 1, 2, and V_{DD} 4	3.0	3.3	3.6	V
	V _{DD} 3	V _{DD} 3	3.0	3.3	5.5	V
Input high-level voltage	V _{IH} 1	CTRL1, TEST1, TEST2	0.7V _{DD} 1		5.5	V
	V _{IH} 2	SCLK, SIN, \overline{CS} , VSYNC, HSYNC, \overline{RST}	0.8V _{DD} 1		5.5	V
	V _{IH} 3	D0 to D15	0.7V _{DD} 1		5.5	V
Input low-level voltage	V _{IL} 1	CTRL1, TEST1, TEST2	V _{SS} -0.3		0.3V _{DD} 1	V
	V _{IL} 2	SCLK, SIN, \overline{CS} , VSYNC, HSYNC, \overline{RST}	V _{SS} -0.3		0.2V _{DD} 1	V
	V _{IH} 3	D0 to D11	V _{SS} -0.3		0.3V _{DD} 1	V
Oscillator frequency (LC)	FOSC1	OSCin and OSCout oscillator pins (LC oscillator)		10		MHz
External clock input	FOSC2	OSCin, V _{DD} 1 = 3.3V		33	40	MHz
	V _{IN} 1	V _{DD} 1 = 3.3V CTRL1 = high	0.5		3.3	Vp-p
Oscillator frequency (VCO)	FOSC3	VCO oscillator (internal)	7		40	MHz
D/A converter (4-bit, 3 ch)	Vrefda	Reference voltage		1.1		V
When maximum output voltage = 0.7V	Rfda	Output load resistance ROUT, GOUT, BOUT	120		225	Ω
	Rref	Reference load resistance, RREF		1100		Ω

Doromotor	Symbol	Pin	Conditions		Ratings		Unit
Parameter	Symbol	PIN	Conditions	min	typ	max	Unit
Output high-level voltage	V _{OH} 1	RD3 to RD0, GD3 to GD0, BD3 to BD0, BLK, and HFTOT outputs	V _{DD} 1 = 3.0V I _{OH} 1 = -8mA	V _{DD} 1 -0.8			V
	V _{OH} 2	A0 to A19, \overline{CE} , and \overline{OE}	V _{DD} 3 = 3.0V I _{OH} 2 = -8mA	V _{DD} 3 -0.8			V
	VOH3	A0 to A19, \overline{CE} , and \overline{OE}	V _{DD} 3 = 4.5V I _{OH} 3 = -8mA	V _{DD} 3 -0.8			V
Output low-level voltage	V _{OL} 1	RD3 to RD0, GD3 to GD0, BD3 to BD0, BLK, and HFTOT outputs	V _{DD} 1 = 3.0V I _{OL} 1 = 8mA			0.4	V
	V _{OL} 2	A0 to A19, \overline{CE} , and \overline{OE}	V _{DD} 3 = 3.0V I _{OL} 2 = 8mA			0.4	V
	V _{OL} 3	A0 to A19, \overline{CE} , and \overline{OE}	V _{DD} 3 = 4.5V I _{OL} 3 = 8mA			0.4	V
Input current	I _{IH} 1	CTRL1, TEST1, TEST2 SCLK, SIN, CS, VSYNC, HSYNC, RST	$V_{IN} = V_{DD}1$			10	μΑ
	I _{IH} 2	D0 to D15	$V_{IN} = V_{DD}3$			10	μΑ
	I _{IL} 1	CTRL1, TEST1, TEST2 SCLK, SIN, CS, VSYNC, HSYNC	V _{IN} = V _{SS}	-10			μΑ
	I _{IL} 2	D0 to D15	V _{IN} = V _{SS}	-10			μA
Operating current drain	IDD1	V _{DD} 1	All outputs open OSCin: 20MHz			25	mA
	I _{DD} 2	V _{DD} 2	D/A on			22	mA
	I _{DD} 3	V _{DD} 3				10	mA
	I _{DD} 4	V _{DD} 4	VCO on			22	mA
D/A converter	CLK	Clock frequency				20	MHz
	V max	Maximum output voltage	V _{DD} 2 = 3.3V	0.25		1.5	V
	V min0	Minimum output voltage	V _{DD} 2 = 3.3V		0		V

Electrical Characteristics at Ta = -40 to $+85^{\circ}C$, $V_{DD} = 3.3V$ unless otherwise specified

Timing Characteristics

OSD Write (See figure 1.) at Ta = -40 to +85°C, $V_{DD}1 = 3.3V \pm 0.3V$

Devenueter	Cumb al	Oraditions		Ratings		L la it
Parameter	Symbol	Conditions	min	typ	max	Unit
Minimum input pulse width	t _W (sclk)	SCLK	200			ns
	t _W (cs)	$\overline{\text{CS}}$ (The period $\overline{\text{CS}}$ is high)	1			μs
Data setup time	t _{su} (cs)	CS	200			ns
	t _{su} (sin)	SIN	200			ns
Data hold time	t _h (cs)	<u>CS</u>	2			μs
	t _h (sin)	SIN	200			ns
One word write time	tword	The time to write 8 bits of data	4.2			μs
	^t wt	RAM data write time	1			μs

Supplementary Materials





Figure 1 OSD Serial Data Input Timing

System Block Diagram



Display Control Commands

The display control commands have serial input format that consists of 8-bit units transmitted LSB first. A commands consists of a command identification code in the first byte and data in the second and following bytes. Both a first byte and a second byte (16 bits) must be transmitted for each command. Commands 10, 11, 12, 6C1, and 701 set the IC to continuous write mode. (Continuous write mode is cleared by setting the CS pin high.)

				Fi	rst byte	•						Secor	nd byte			
Command		Co	omma	nd idei	ntificati	on co	de data	-		-	-	Da	ata	-		
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND00	1	0	0	0	0	0	0	0	0	0	0	V14	V13	V12	V11	V1
(Write address) Main 1: V																
COMMAND01	1	0	0	0	0	0	1	0	0	0	H15	H14	H13	H12	H11	H1
(Write address) Main 1: H																
COMMAND02	1	0	0	0	0	1	0	0	0	0	0	V24	V23	V22	V21	V2
(Write address) Main 2: V																
COMMAND03	1	0	0	0	0	1	1	0	0	0	H25	H24	H23	H22	H21	H2
(Write address) Main 2: H																
COMMAND04	1	0	0	0	1	0	0	0	SV1	SV0	0	0	0	0	SH1	S⊦
(Write address) Sub																
COMMAND10	1	0	0	1	0	0	RM2 F	RM1[1]	HF1	HF0	at	BXS	BXL	BXR	BXU	ВX
(Character write) Main 1								[2]	CB3	CB2	CB1	CB0	CC3	CC2	CC1	СС
								[3]	0	CTB1	CTB0	I/E	MG1	MG0	RO1	RC
								[4]	0	0	C13	C12	C11	C10	C9	С
								[5]	C7	C6	C5	C4	C3	C2	C1	С
COMMAND11	1	0	0	1	0	1	RM2 F	RM1[1]	HF1	HF0	at	BXS	BXL	BXR	BXU	ВX
(Character write) Main 2								[2]	CB3	CB2	CB1	CB0	CC3	CC2	CC1	СС
X ,								[3]	0	CTB1	CTB0	I/E	MG1	MG0	RO1	RC
								[4]	0	0	C13	C12	C11	C10	C9	С
								[5]	C7	C6	C5	C4	C3	C2	C1	С
COMMAND12	1	0	0	1	1	0	RM2 F	RM1[1]	0	0	0	0	0	0	0	(
(Character write) Sub								[2]	0	0	0	0	0	0	0	C
								[3]	0	CTB1	CTB0	I/E	MG1	MG0	RO1	RC
								[4]	0	0	C13	C12	C11	C10	C9	С
								[5]	C7	C6	C5	C4	C3	C2	C1	С
COMMAND20	1	0	1	0	0	0	0	0	TST	TST	SYS	FRM	СТ	SRM	MRM	
(System control)		-	-	-		-	-		MD2	MD1	RST	ERS	ERS	ERS	ER2	
COMMAND21	1	0	1	0	0	0	0	1	BK	BK	BK	BK		DSP	DSP	DS
(Display control)		5		5		Ū	U		12	02	11	01	BG	GS	GM2	
COMMAND22	1	0	1	0	0	0	1	0	0	BLOP	BLO	BLO	BLO	CKP	VIP	н
(I/O polarity control 1)		5	'	0	5	U	,	0	0	DLOF	2	1	0	U.V.	VII	
COMMAND23	1	0	1	0	0	0	1	1	DPM	DPM	BGC	BGC	BGC	BGC	BGC	BG
(Screen background color)	'	U	I	U	0	U	I	I	HC1	HC0	T1	T0			BGC	Б. (
· · · · · · · · · · · · · · · · · · ·		0		0	_	4		0					3	2		
COMMAND24 (I/O polarity control 2)	1	0	1	0	0	1	0	0	DPM MD	DPM VC	DA SEL	SBG SL	GD	GD	GD	CK(

Continued from preceding page.				Fi	rst byte	9						Secor	nd byte			
Command		C	omma				e data						ata			
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND25	1	0	1	0	0	1	0	1	CEH	ток	VI	LCS	OTM	OTM	LCS	LCS
(Output control 1)									SL	SL	PSL	SP2	1	0	STP	OFF
COMMAND26	1	0	1	0	0	1	1	0	HF	TBL	KBL	BL	BL	ОТМ	ROT	DOT
(Output control 2)									OFF	OFF	2	1	0	2	OFF	OFF
COMMAND27	1	0	1	0	0	1	1	1	0	HFT	HFT	HFT	ток	ток	ток	ток
(Output control 3)										2	1	0	CB4	CB3	CB2	CB1
COMMAND28	1	0	1	0	1	0	0	0	HPG	HPS	HPM	HPM	VPG	VPS	VPM	VPM
(Output control 4)									9	9	29	19	8	8	28	18
COMMAND29	1	0	1	0	1	0	0	1	0	SVH	SVH	SHH	SHH	0	0	ML
(Output control 5)										1	0	1	0			СН
COMMAND2A	1	0	1	0	1	0	1	0	0	HIN	н	н	VI	VI	0	0
(Display area control 1)										DIN	D1	D0	D1	D0		
COMMAND30	1	0	1	1	0	0	0	0	VPM	VPM	VPM	VPM	VPM	VPM	VPM	VPM
(Vertical display start position: main 1)									17	16	15	14	1	12	11	10
COMMAND31	1	0	1	1	0	0	1	HPM	HPM	HPM	HPM	HPM	HPM	HPM	HPM	HPM
(Horizontal display start position: main 1)								18	17	16	15	14	13	12	11	10
COMMAND32	1	0	1	1	0	1	0	0	VPM	VPM	VPM	VPM	VPM	VPM	VPM	VPM
(Vertical display start position: main 2)									27	26	25	24	23	22	21	20
COMMAND33	1	0	1	1	0	1	1	HPM	HPM	HPM	HPM	HPM	HPM	HPM	HPM	HPM
(Horizontal display start position: main 2)								28	27	26	25	24	23	22	21	20
COMMAND34	1	0	1	1	1	0	0	0	VPS	VPS	VPS	VPS	VPS	VPS	VPS	VPS
(Vertical display start positions: sub)									7	6	5	4	3	2	1	0
COMMAND35	1	0	1	1	1	0	1	HPS	HPS	HPS	HPS	HPS	HPS	HPS	HPS	HPS
(Horizontal display start position: sub)								8	7	6	5	4	3	2	1	0
COMMAND36	1	0	1	1	1	1	0	0	VPG	VPG	VPG	VPG	VPG	VPG	VPG	VPG
(Vertical display start positions: screen)									7	6	5	4	3	2	1	0
COMMAND37	1	0	1	1	1	1	1	HPG	HPG	HPG	HPG	HPG	HPG	HPG	HPG	HPG
(Horizontal display start position: screen)								8	7	6	5	4	3	2	1	0

				Fi	rst byte	•						Secor	nd byte			
Command		С	ommai	nd ider	ntificatio	on code	e data					Da	ata			
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND40	1	1	0	0	0	0	0	0	0	0	0	0	SZV1	SZV0	SZH1	SZH0
(Character size control)																
COMMAND41 main 1	1	1	0	0	0	0	0	1	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ
(Character size control: line setting U)									7	6	5	4	3	2	1	0
COMMAND42 main 1	1	1	0	0	0	0	1	0	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ
(Character size control: line setting D)									15	14	13	12	11	10	9	8
COMMAND43 main 1	1	1	0	0	0	0	1	1	0	0	0	0	0	0	LSZ	LSZ
(Character size control: line setting D2)															17	16
COMMAND44 main 2	1	1	0	0	0	1	0	0	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ
(Character size control: line setting U)									7	6	5	4	3	2	1	0
COMMAND45 main 2	1	1	0	0	0	1	0	1	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ	LSZ
(Character size control: line setting D)									15	14	13	12	11	10	9	8
COMMAND46 main 2	1	1	0	0	0	1	1	0	0	0	0	0	0	0	LSZ	LSZ
(Character size control: line setting D2)															17	16
COMMAND50	1	1	0	1	0	0	0	0	BXL	BXL	BXU	BXU	BXU	BXU	BXU	BXU
(BOX control U)									W1	W0	CT1	СТО	C3	C2	C1	C0
COMMAND51	1	1	0	1	0	0	0	1	BXR	BXR	BXD	BXD	BXD	BXD	BXD	BXD
(BOX control D)									W1	W0	CT1	CT0	C3	C2	C1	C0
COMMAND52 main 1	1	1	0	1	0	0	1	0	LBX	LBX	LBX	LBX	LBX	LBX	LBX	LBX
(BOX control: line setting U)									7	6	5	4	3	2	1	0
COMMAND53 main 1	1	1	0	1	0	0	1	1	LBX	LBX	LBX	LBX	LBX	LBX	LBX	LBX
(BOX control: line setting D)									15	14	13	12	11	10	9	8
COMMAND54 main 1	1	1	0	1	0	1	0	0	0	0	0	0	0	0	LBX	LBX
(BOX control: line setting D2)															17	16
COMMAND55 main 2	1	1	0	1	0	1	0	1	LBX	LBX	LBX	LBX	LBX	LBX	LBX	LBX
(BOX control: line setting U)									7	6	5	4	3	2	1	0
COMMAND56 main 2	1	1	0	1	0	1	1	0	LBX	LBX	LBX	LBX	LBX	LBX	LBX	LBX
(BOX control: line setting D)									15	14	13	12	11	10	9	8
COMMAND57 main 2	1	1	0	1	0	1	1	1	0	0	0	0	0	0	LBX	LBX
(BOX control: line setting D2)					-										17	16

					rst byte								nd byte			
Command		1	-	1	1	ion cod	1				I _	1	ata		Ι.	<u> </u>
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND58	1	1	0	1	1	0	0	0	0	GYB	GS	GS	GY	GY	GY	Gì
(Line spacing control 1)										СК	1	0	3	2	1	0
COMMAND59	1	1	0	1	1	0	0	1	BXD	BXU	GYH	BXH	FCH	BXC	BXC	BXC
(Line spacing control 2)									W	W	SL	SL	SL	3	2	1
COMMAND5A main 1	1	1	0	1	1	0	1	0	LGY	LGY	LGY	LGY	LGY	LGY	LGY	LG
(Line spacing control: line setting U)									7	6	5	4	3	2	1	0
COMMAND5B main 1	1	1	0	1	1	0	1	1	LGY	LGY	LGY	LGY	LGY	LGY	LGY	LG
(Line spacing control: line setting U)									15	14	13	12	11	10	9	8
COMMAND5C main 1	1	1	0	1	1	1	0	0	0	0	0	0	0	0	LGY	LG
(Line spacing control: line setting D2)															17	16
COMMAND5D main 2	1	1	0	1	1	1	0	1	LGY	LGY	LGY	LGY	LGY	LGY	LGY	LG
(Line spacing control: line setting U)									7	6	5	4	3	2	1	0
COMMAND5E main 2	1	1	0	1	1	1	1	0	LGY	LGY	LGY	LGY	LGY	LGY	LGY	LG
(Line spacing control: line setting D)									15	14	13	12	11	10	9	8
COMMAND5F main 2	1	1	0	1	1	1	1	1	0	0	0	0	0	0	LGY	LG
(Line spacing control: line setting D2)															17	16
COMMAND60	1	1	1	0	0	0	0	0	BLK	BLK	EGC	EGC	EGC	EGC	EGC	EGO
(Border control)											T1	Т0	3	2	1	0
COMMAND61 main 1	1	1	1	0	0	0	0	1	LFC	LFC	LFC	LFC	LFC	LFC	LFC	LFC
(Border control: line setting U)									7	6	5	4	3	2	1	0
COMMAND62 main 1	1	1	1	0	0	0	1	0	LFC	LFC	LFC	LFC	LFC	LFC	LFC	LFC
(Border control: line setting D)									15	14	13	12	11	10	9	8
COMMAND63 main 1	1	1	1	0	0	0	1	1	0	0	0	0	0	0	LFC	LFC
(Border control: line setting D2)															17	16
COMMAND64 main 2	1	1	1	0	0	1	0	0	LFC	LFC	LFC	LFC	LFC	LFC	LFC	LFC
(Border control: line setting U)									7	6	5	4	3	2	1	0
COMMAND65 main 2	1	1	1	0	0	1	0	1	LFC	LFC	LFC	LFC	LFC	LFC	LFC	LFC
(Border control: line setting D)									15	14	13	12	11	10	9	8
COMMAND66 main 2	1	1	1	0	0	1	1	0	0	0	0	0	0	0	LFC	LFC
(Border control: line setting D2)															17	16
COMMAND67	1	1	1	0	0	1	1	1	EVO	LC	ECK	VCO	VCS	VCS	CKSL	CKSI
(PLL control 1)									OFF	OFF	OFF	OFF	1	0	1	0
COMMAND68	1	1	1	0	1	0	0	0	0	0	0	DIV	DIV	DIV	DIV	DI\
(PLL control 2)												12	11	10	9	8
COMMAND69	1	1	1	0	1	0	0	1	DIV	DIV	DIV	DIV	DIV	DIV	DIV	DIV
(PLL control 3)									7	6	5	4	3	2	1	0
COMMAND6A	1	1	1	0	1	0	1	0	0	HD	DZ	DZ	HR	DID	DID	DID
(PLL control 5)								1		SL	1	0	SL	2	1	0
COMMAND6C0	1	1	1	0	1	1	0	0	0	0	CTN	CTN	СТА	СТА	СТА	CTA
(Write address)											1	0	3	2	1	0
Color table																
COMMAND6C1	1	1	1	0	1	1	1	RM3[1]	0	0	HFT	ток	TB3	TB2	TB1	TB
(Data write)								[2]	TG3	TG2	TG1	TG0	TR3	TR2	TR1	TR
Color table																

			First byte Second byte													
Command		С	ommai	nd ider	ntificatio	on cod	e data					Da	ata			
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND700	1	1	1	1	0	0	0	0	FAD	FAD	FRN	FRN	FVA	FVA	FVA	FVA
(character ram1) writeaddress									1	0	1	0	3	2	1	0
COMMAND701	1	1	1	1	0	0	1	RM3[1]	D15	D14	D13	D12	D11	D10	D9	D8
(character ram2) write								[2]	D7	D6	D5	D4	D3	D2	D1	D0
COMMAND710	1	1	1	1	0	1	0	0	0	0	СКО	СКО	WFC	WRA	WRA	WRA
(WVGA ROM)											S1	S0	MD	M2	M1	MO
COMMAND711	1	1	1	1	0	1	0	1	RSTB	0	VCRS	VCRS	CP	0	СР	СР
(PLL control 6)												1	0	X2	l11	10
COMMAND712	1	1	1	1	0	1	1	0	0	STB	RES	SCP	DIV	GAN	GAN	GAN
(PLL control 7)										СР	CP	CP	ECP	2	1	0

1 COMMAND00 (Main screen 1: horizontal write address setting command)

(1) First byte

	DA0 to 7 Register		Content	Natas
DAU 10 7			Function	Notes
7	-	1	Command 0 identification code	
6	-	0	Main screen 1 memory horizontal write address setting	
5	-	0		
4	-	0		
3	-	0	Sub-identification code: 0	
2	-	0		
1	-	0		
0	_	0		

(2) Second byte

	Decistor	Content		Notos
DA0 to 7 Register		State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	V14	0	Main screen 1 memory line address	COM24-2: Line number specification
	[MSB]	1	(0 to 11, hexadecimal)	
3	V13	0	15 lines: 0E (hexadecimal)	
		1	18 lines: 11 (hexadecimal)	
2	V12	0		
		1		
1	V11	0		
		1		
0	V10	0		
	[LSB]	1]	

2 COMMAND01 (Main screen 1: vertical write address setting command)

(1) First byte

	DA0 to 7 Register		Content	Nataa
DAU to 7	DA0 to 7 Register	State	Function	Notes
7	-	1	Command 0 identification code	
6	-	0	Main screen 1 memory vertical write address setting	
5	-	0		
4	-	0		
3	-	0	Sub-identification code: 1	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Notes
DAU IO 7 Register	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	H15	0	Main screen 1 memory character position address	COM23-2: Character number specification
	[MSB]	1	(0 to 21, hexadecimal)	
4	H14	0	30 characters: 1D (hexadecimal)	
		1	33 characters: 20 (hexadecimal) 34 characters: 21 (hexadecimal)	
3	H13	0		
		1		
2	H12	0		
		1		
1	H11	0		
		1	1	
0	H10	0	1	
	[LSB]	1	1	

3 COMMAND02 (Main screen 2: horizontal write address setting command)

(1) First byte

	DA0 to 7 Register		Content	Natas
DAU to 7	DA0 to 7 Register	State	Function	Notes
7	-	1	Command 0 identification code	
6	-	0	Main screen 2 memory horizontal write address setting	
5	-	0		
4	-	0		
3	-	0	Sub-identification code: 2	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

	Pagiatar	Register		Notes
DAU IU 7	DA0 to 7 Register		Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	V24	0	Main screen 2 memory line address	COM24-2: Line number specification
	[MSB]	1	(0 to 0E, hexadecimal)	
3	V23	0	15 lines: 0E (hexadecimal)	
		1	18 lines: 11 (hexadecimal)	
2	V22	0		
		1		
1	V21	0		
		1		
0	V20	0		
	[LSB]	1		

4 COMMAND03 (Main screen 2: vertical write address setting command)

(1) First byte

DA0 4- 7	DA0 to 7 Register		Content	Neter
DAU to 7			Function	Notes
7	-	1	Command 0 identification code	
6	-	0	Main screen 2 memory vertical write address setting	
5	-	0		
4	-	0		
3	-	0	Sub-identification code: 3	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Notos
		State	Function	- Notes
7	-	0		
6	-	0		
5	-	0		
4	H25	0	Main screen 2 memory character position address	COM23-3: Character number specification
	[MSB]	1	(0 to 21, hexadecimal)	
4	4 H24	0	30 characters: 1D (hexadecimal)	
		1	33 characters: 20 (hexadecimal) 34 characters: 21 (hexadecimal)	
3	H23	0		
		1		
2	H22	0		
		1		
1	H21	0		
		1	1	
0	H20	0	1	
	[LSB]	1	1	

5 COMMAND04 (Subscreen write address setting command)

(1)	First	by	/te

	DA0 to 7 Register		Content	Notes
DAU to 7	DA0 to 7 Register	State	Function	Notes
7	-	1	Command 0 identification code	
6	-	0	Subscreen write address setting	
5	-	0		
4	-	0		
3	-	1	Sub-identification code: 4	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Degister		Content	Notes
DAU 10 7	Register	State	Function	Notes
7	SV1	0	Subscreen memory line address	COM29-2: Line number specification
		1	0 to 3 (hexadecimal)	
6	SV0	0	4 lines (maximum)	
		1		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	SH1	0	Subscreen memory character position address	COM29-2: Character number specification
		1	0 to 3 (hexadecimal)	
0	SH0	0	4 characters (maximum)	
		1		

6 COMMAND10 (Main screen 1 display character data write setting command) (1) First byte

DA0 to 7 Register			Content		
		State	Function	Notes	
7	-	1	Command 1 identification code	When this command has been issued, the IC	
6	-	0	Display character data write setting	remains in display character data write mode	
5	-	0		until the \overline{CS} pin is set high.	
4	-	1			
3	-	0	Sub-identification code: 0		
2	-	0			
1	RM2	0	RM2 RM1 Mode	Continuous write mode selection	
		1	0 0 [1][2][3][4][5] End		
0	RM1	0	0 1 [1][2][3][4][5] Continuous		
		1	1 0 [3][4][5] Continuous 1 1 [2][3][4][5] Continuous		

(2) Second byte-[1]

DAG to 7	Desister		Content	Notes
DA0 to 7	Register	State	Function	
7	HFT1	0	HFT1 HFT0	Halftone specification
		1	0 0 None	Graphic is processed as a character.
6	HFT0	0	0 1 Character only	COM59-2
		1	1 0 Character background only 1 1 Character+Character background	
5	at	0	Blinking off	Blinking specification
		1	Blinking on	
4	BXS	0	Raised	Box specification: raised/recessed
		1	Recessed	
3	BXL	0	None	Box specification: left side
		1	Box displayed	
2	BXR	0	None	Box specification: right side
		1	Box displayed	
1	BXU	0	None	Box specification: upper
		1	Box displayed	
0	BXD	0	None	Box specification: down
		1	Box displayed	7

D401.7	Duit		Content		
DA0 to 7	Register	State	Function	Notes	
7	CB3	0	Character background color specification	Character background color specification	
	[MSB]	1	0000 to 1111, or 0 to F (hexadecimal)	When a character glyph is specified,	
6	CB2	0		1 of 16 colors may be selected.	
		1			
5	CB1	0	1		
			-		
4	4 CB0	0	-		
	[LSB]	1	-		
3	CC3	0	Character color specification	Character color specification	
	[MSB]	1	0000 to 1111, or 0 to F (hexadecimal)	When a character glyph is specified,	
2	CC2	0		1 of 16 colors may be selected.	
		1			
1	CC1	0	7		
		1			
0	CC0	0	1		
	[LSB]	1	1		

(4) Second byte-[3]

DA0 to 7	Pogiator		Content		Content	Notes
DAU 10 7	Register	State			Function	Notes
7	-	0				
6	CTB1	0	CTB1	CTB0		Color table selection
		1	0	0	Color table number 1	
5	CTB0	0	0	1	Color table number 2	
		1	- 1	0	Color table number 3	
			1	1	Color table number 4	
4	I/E	0	Charac	ter RAM	(internal)	ROM selection
		1	Externa	al ROM		
3	M/G1	0	MG1	MG0		Character/graphic specification
		1	0	0	Character	
2	M/G0	0	0	1	Graphic 1(CB, CC invalid)	
_		1	1	0	Graphic 2	
					CTB address shown with CB	
		1			\rightarrow Chantged to CTB address shown	
					with CC	
			1	1	Graphic 3	
					CTBNo of address shown with CB	
					→ Changed to CTBNo shown with CC1, CC0	
1	ROM1	0	ROM1	ROM0	with 661, 666	ROM area selection
	2	1	0	0	ROM area number 1	
0	DOMO		0	1	ROM area number 2	
0	ROM0	0	1	0	ROM area number 3	
		1	1	1	ROM area number 4	

(5) Second	byte-[4]

	DA0 to 7 Register		Content	Notes	
DAU IU / Register	Register	State	Function	Notes	
7	-	0			
6	-	0			
5	C13	0		Character code specification	
	[MSB]	1			
4	C12	0			
		1			
3	C11	0			
		1			
2	C10	0			
		1			
1	C9	0			
		1			
0	C8	0			
		1			

(6) Second byte-[5]

DA0 to 7	Decistor		Content	Notes
DAU to 7	Register	State	Function	Notes
7	C7	0	Character code	Character code specification
		1	External ROM: 16384 characters	
6	C6	0	0000 to 3FFF (hexadecimal)	
		1	0 to 16383 Character RAM (internal):	
5	C5	0	QVGA mode: 0 to 3, hexadecimal, 4 characters	
		1	WVGA mode: 0 hexadecimal, 1 character	
4	C4	0	* Transparent character specification	
		1	I/E = 0 (Internal character RAM)	
3	C3	0	M/G10 = 00 (Character) Code = FF (hexadecimal)	
		1		
2	C2	0		
		1		
1	C1	0		
		1	1	
0	C0	0	1	
	[LSB]	1	1	

7 COMMAND11 (Main screen 2 display character data write setting command)

(1)	First	byte	

-			Content	
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 1 identification code	When this command has been issued, the
6	-	0	Display character data write setting	IC remains in display character data write
5	-	0		mode until the \overline{CS} pin is set high.
4	-	1		
3	-	0	Sub-identification code: 1	
2	-	0		
1	RM2	0	RM2 RM1 Mode	Continuous write mode selection
		1	0 0 [1][2][3][4][5] End	
0	RM1	0	0 1 [1][2][3][4][5] Continuous 1 0 [3][4][5] Continuous	
		1	1 1 [2][3][4][5] Continuous	

(2) Second byte-[1]

DAG to 7	Desister		Content	Neter
DA0 to 7	Register	State	Function	Notes
7	HFT1	0	HFT1 HFT0	Halftone specification
		1	0 0 None	Graphic is processed as a character.
6	HFT0	0	0 1 Character only	COM59-2
		1	1 0 Character background only 1 1 Character+Character background	
5	at	0	Blinking off	Blinking specification
		1	Blinking on	
4	BXS	0	Raised	Box specification: raised/recessed
		1	Recessed	7
3	BXL	0	None	Box specification: left side
		1	Box displayed	7
2	BXR	0	None	Box specification: right side
		1	Box displayed	7
1	BXU	0	None	Box specification: upper
		1	Box displayed	7
0	BXD	0	None	Box specification: down
		1	Box displayed	1

DAO to 7	Decister		Content	Nataa	
DA0 to 7	Register	State	Function	Notes	
7	CB3	0	Character background color specification	Character background color specification	
	[MSB]	1	0000 to 1111, or 0 to F (hexadecimal)	When a character glyph is specified,	
6	CB2	0		1 of 16 colors may be selected.	
		1			
5	CB1	0	7		
	4 CB0	1			
4		0			
	[LSB]	1			
3	CC3	0	Character color specification	Character color specification	
	[MSB]	1	0000 to 1111, or 0 to F (hexadecimal)	When a character glyph is specified,	
2	CC2	0		1 of 16 colors may be selected.	
		1			
1	CC1	0	7		
		1			
0	CC0	0	7		
	[LSB]	1			

(4) Second byte-[3]

DA0 to 7	Pogiator		Content		Content	Notes
DAU 10 7	Register	State			Function	Notes
7	-	0				
6	CTB1	0	CTB1	CTB0		Color table selection
		1	0	0	Color table number 1	
5	CTB0	0	0	1	Color table number 2	
-		1	1	0	Color table number 3	
		'	1	1	Color table number 4	
4	I/E	0	Charac	ter RAM	(internal)	ROM selection
		1	Externa	al ROM		
3	M/G1	0	MG1	MG0		Character/graphic specification
		1	0	0	Character	
2	M/G0	0	0	1	Graphic 1 (CB, CC invalid)	
_	,	1	1	0	Graphic 2	
			-		CTB address shown with CB	
		1			\rightarrow Changed to CTB address shown	
					with CC.	
			1	1	Graphic 3	
					CTBNo of address shown with CB.	
					\rightarrow Changed to CTBNo shown	
4	DOM	0	DOM	DOMO	with CC1, CC0.	ROM area selection
1	ROM1	0	_	ROM0		ROM area selection
		1	0	0	ROM area number 1	
0	ROM0	0	0	1	ROM area number 2 ROM area number 3	
		1	- 1 1	0		
				1	ROM area number 4	

(5)	Second	byte-[4]

	Decistor		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	C13	0		Character code specification
	[MSB]	1		
4	C12	0		
		1		
3	C11	0		
		1		
2	C10	0		
		1		
1	C9	0		
		1		
0	C8	0		
		1		

(6) Second byte-[5]

DA045 7	Desister		Content	Neter
DA0 to 7 Regis	Register	State	Function	Notes
7	C7	0	Character code	Character code specification
		1	External ROM: 16384 characters	
6	C6	0	0000 to 3FFF (hexadecimal)	
		1	0 to 16383 Character RAM (internal):	
5	C5	0	QVGA mode: 0 to 3, hexadecimal, 4 characters	
		1	WVGA mode: 0 hexadecimal, 1 character	
4	C4	0	* Transparent character specification	
		1	I/E = 0 (Internal character RAM)	
3	C3	0	M/G10 = 00 (Character) Code = FF (hexadecimal)	
		1		
2	C2	0		
		1		
1	C1	0	1	
		1	1	
0	C0	0	1	
	[LSB]	1	1	

12 COMMAND12 (Subscreen display character data write setting command)

(1) First byte

D.4.0.1.7			Content	
DA0 to 7	Register	Register State Function		Notes
7	-	1	Command 1 identification code	When this command has been issued, the IC
6	-	0	Display character data write setting	remains in display character data write mode
5	-	0	1	until the \overline{CS} pin is set high.
4	-	1		
3	-	1	Sub-identification code 2	
2	-	0		
1	RM2	0	RM2 RM1 Mode	Continuous write mode selection
		1	0 0 [1][2][3][4][5] End	
0	RM1	0	0 1 [1][2][3][4][5] Continuous	
		1	1 0 [3][4][5] Continuous 1 1 [2][3][4][5] Continuous	

(2) Second byte-[1]

DA0 to 7	Desister		Content	Natas
DAU to 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	-	0		
0	-	0		

(3) Second byte-[2]

DA0 to 7	Decistor	Content		Notes
DAU 10 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	-	0		
0	-	0		

(4) Second	(4) Second byte-[3]						
DA0 to 7 Register			Content	Notes			
DA0 10 7	Register	State	Function	Notes			
7	-	0					
6	CTB1	0	CTB1 CTB0	Color table selection			
		1	0 0 Color table number 1				
5	CTB0	0	0 1 Color table number 2				
		1	1 0 Color table number 3				
4	I/E	0	1 1 Color table number 4	ROM selection			
4	I/E	0	Character RAM (internal)	ROM selection			
		1	External ROM				
3	M/G1	0	MG1 MG0	Graphic only			
		1	0 0 Character (only when transparent				
2	M/G0	0	character is specified.)				
		1	0 1 Graphic 1 only				
		1					
1	-	0					
0	-	0					

(5) Second byte-[4]

	Desister		Content	Netes
DA0 to 7 Register	State	Function	Notes	
7	-	0		
6	-	0		
5	C13	0		Character code specification
	[MSB]	1		
4	C12	0		
		1		
3	C11	0		
		1		
2	C10	0		
		1		
1	C9	0		
		1		
0	C8	0		
		1		

DA0 to 7	Desister	Content		Netes
	to 7 Register	State	Function	Notes
7	C7	0	Character code	Character code specification
		1	External ROM: 16384 characters	
6	C6	0	0000 to 3FFF (hexadecimal)	
		1	- 0 to 16383	
5	C5	0	Character RAM (internal): QVGA mode: 0 to 3, hexadecimal, 4 characters	
		1	WVGA mode: 0 hexadecimal, 1 character	
4	C4	0	* Transparent character specification	
		1	I/E = 0 (Internal character RAM)	
3	C3	0	- M/G10 = 00 (Character)	
		1	Code = FF (hexadecimal)	
2	C2	0		
		1		
1	C1	0		
		1	-	
0	C0	0	-	
-	[LSB]	1	-	

9 COMMAND20 (System control setting command)

(1) First byte

	Decistor	Content	Natao	
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	System control settings	
5	-	1		
4	-	0		
3	-	0	Sub-identification code 0	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

	Pagistar	Content		Notoo
DA0 to 7	Register	State	Function	Notes
7	TST	0	Normal operation	Do not use test mode. This bit must always
	MD2	1	Test mode 2	be set to 0.
6	TST	0	Normal operation	Do not use test mode. This bit must always
	MD1	1	Test mode 1	be set to 0.
5	SYS	0		The registers are reset when the $\overline{\text{CS}}$ pin is
	RST	1	Reset all registers (All bits set to 0.)	low. The reset state is cleared when the $\overline{\text{CS}}$ pin goes high.
4	FRM	0		Applications must provide a wait time of
	ERS	1	Erase FontRAM (Sets all values to 00.)	about 1ms. Use DSPOFF to execute this operation.
3	СТ	0		Applications must provide a wait time of
	ERS	1	Erase the color table. (Sets all values to 00.)	about 1ms. Use DSPOFF to execute this operation.
2	SRM	0		Applications must provide a wait time of
	ERS	1	Erase sub-RAM. (Sets all values to 00.) Wallpaper	about 1ms. Use DSPOFF to execute this operation.
1	MRM	0		Applications must provide a wait time of
	ER2	1	Erase main RAM. (Sets all values to 00.) Main screen	about 1ms. Use DSPOFF to execute this operation.
0	MRM	0		Applications must provide a wait time of
	ER1	1	Erase main RAM. (Sets all values to 00.) Main screen	about 1ms. Use DSPOFF to execute this operation.

10 COMMAND21 (Display control setting command)

(1) First byte

	Desister		Content	Natao
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Display control	
5	-	1		
4	-	0		
3	-	0	Extended command 1 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Register		Content	Notes	
DA0 10 7	Register	State	Function	Notes	
7	BK12	0	BK12 BK02 Blinking period	Blinking period main 2	
		1	0 0 1/16	Specified for screen units.	
6	BK02	0	0 1 1/32		
		1	1 0 1/64		
5	BK11	0	BK11 BK01 Blinking period	Blinking period main 1	
		1	0 0 1/16	Specified for screen units.	
4	BK01	0	0 1 1/32		
		1	1 0 1/64		
3	DSP	0	Display off	Screen background color	
	BG	1	Display on		
2	DSP	0	Display off	Subscreen (wallpaper)	
	GS	1	Display on		
1	DSP	0	Display off	Main screen 2	
	GM2	1	Display on		
0	DSP	0	Display off	Main screen 1	
	GM1	1	Display on		

11 COMMAND22 (I/O polarity control 1 setting command)

(1) First byte

	Decister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	I/O polarity control 1	
5	-	1		
4	-	0		
3	-	0	Extended command 2 identification code	
2	-	0		
1	-	1		
0	_	0		

(2) Second byte

DA0 to 7 Register			Content	Neder
DAU 10 7	Register	State	Function	Notes
7	-	0		
6	BLOP	0	BLK output: positive polarity	BLK output polarity selection
		1	BLK output: negative polarity	
5	BLO2	0	BLO210 BLK output	BLK output control
4	BLO1	0	0 0 0 Normal character.+charcter background+graphic	Character, character background, and
		1	0 0 1 Character only	graphic output control.
3	BLO0	0	0 1 0 Character background only	Border specification is enabled when
5	BLOU		0 1 1 Graphic only	character background output is selected.
		1	1 0 0 Character+character background only	
			1 0 1 Character+graphic only	
			1 1 0 Character background+graphic only	
2	CKP	0	Clock input: positive polarity	Clock input polarity selection
		1	Clock input: negative polarity	
1	VIP	0	VSYNC input: negative polarity	VSYNC input polarity selection
		1	VSYNC input: positive polarity]
0	HIP	0	HSYNC input: negative polarity	HSYNC input polarity selection
		1	HSYNC input: positive polarity]

12 COMMAND23 (Screen background color setting command)

(1) First byte

DA0 4- 7	Note 7 Desister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Screen background color	
5	-	1		
4	-	0		
3	-	0	Extended command 3 identification code	
2	-	0		
1	-	1		
0	-	1		

(2) Second byte

DA0 to 7			Content	Notes			
DA0 10 7	Register	State			Function	Notes	
7	DPM	0	HC1	0	Characters	Main screen display area specification	
	HC1	1	0	0	30 characters (1D, hexadecimal)	Horizontal direction	
6	DPM	0	0	1	33 characters (20, hexadecimal)		
	HC0	1	1	0	34 characters (21, hexadecimal)		
5	BGC	0	T1	Т0	Color table setting	Screen background color	
	T1	1	0	0	Color table number 1	Color table setting	
4	BGC	0	0	1	Color table number 2		
	Т0	1	1	0 1	Color table number 3 Color table number 4		
3	BGC3	0	Screen	backgro	und color	Screen background color setting	
		1	0000 to	o 1111		1 of 16 colors may be selected.	
2	BGC2	0	0 to F ((hexade	cimal)		
		1					
1	BGC1	0					
		1					
0	BGC0	0]				
		1					

13 COMMAND24 (I/O polarity control 2 setting command)

(1) First byte

	Desister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	I/O polarity control 2	
5	-	1		
4	-	0		
3	-	0	Extended command 4 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Notes
DA0 to 7 Register	State	Function		
7	DPM	0	QVGA mode (16×16 dots)	Display mode selection
	MD	1	WVGA mode (24×32 dots)	
6	DPM	0	15 lines	Mmain screen display area specification
	VC	1	18 lines	Vertical
5	D/A	0	D/A on	D/A converter use/no-use selection
	SEL	1	D/A off	
4	SBG	0	Repeated display (wallpaper)	Subscreen display selection
	SL	1	Cursor display (sprite display)	COM29-2: Display area specification
			QVGA: Horizontal 4 characters×Vertical 4 lines (maximum)	
			WVGA: Horizontal 2 characters×Vertical 2 lines (maximum)	
3	GD2	0	GD2 1 0 Screen display [upper⇔lower]	Screen display order selection
		1	0 0 0 Main 1, Main 2, Wallpaper	
2	GD1	0	0 0 1 Main 2, Main 1, Wallpaper	
		1	0 1 0 Wallpaper, Main 1, Main 2 0 1 1 Wallpaper, Main 2 Main 1	
1	GD0	0	0 1 1 Wallpaper, Main 2, Main 1 1 0 0 Main 1, Wallpaper, Main 2	
		1	1 0 1 Main 2, Wallpaper, Main 1	
0 CK	CKOP	0	Clock output: positive polarity	Clock output polarity selection
		1	Clock output: negative polarity	1

14 COMMAND25 (Output control 1 setting command)

(1) First byte

DA0 to 7	Degister		Content	Natas
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Output control 1	
5	-	1		
4	-	0		
3	-	0	Extended command 5 identification code	
2	-	1		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7 Register			Content	Notes
DAUIOT	Register	State	Function	Notes
7	CEHSL	0	Normal operation	CE pin
		1	CE pin held fixed at the high level	1
6	TOKSL	0	Normal mode	Transparent mode specification
		1	Transmissive mode The color specified at address 0 in color table No. 1 is displayed in the transmissive state.	Specifis effective color table with COMN27-2
5	VIPSL	0	Falling edge detection	Selects the detection polarity for the VSYNC
		1	Rising edge detection	signal.
4	LCS	LCS 0 LC oscillato	LC oscillator: Normal operation (H sync)	LC oscillator STOP control When external clock is input.
	OF2	1	LC oscillator: STOP state (OFF) RSTLC also	
3	OTMD1	0	OTMD1 OTMD0 Output	A0 to A19, CE, OE output selection
		1	0 0 Normal	
2	OTMD0	0	0 1 Disabled	
		1	1 0 Disabled 1 1 High-impedance state	
1	LCS	0	LC oscillator: Normal operation (H sync.)	LC oscillator STOP control
	STP	1	LC oscillator: Always STOP state	Enabled when display is off
0	LCS	0	LC oscillator: Normal operation (H sync.)	LC oscillator STOP control
	OFF	1	LC oscillator: STOP state (OFF) LCSTOP only	When external clock is input.

15 COMMAND26 (Output control 2 setting command)

(1) First byte

	Desister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Output control 1	
5	-	1		
4	-	0		
3	-	0	Extended command 6 identification code	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7	Decistor		Content	Notes
DA0 to 7 Register	State	Function	Notes	
7	HFT	0	HFTOT output on	HFTOT output setting
	OFF	1	HFTOT output off=low	
6	BLK	0	BLK output on	BLK output setting
	OFF	1	BLK output off=low	
5	BLD2	0	BLD2 1 0 BLK output delay	BLK output delay
		1	0 0 0 ±0 (analog)	
4	BLD1	0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
		1	0 1 0 +2 0 1 1 -1 (digital)	
3	BLD0	0	1 0 0 -2	
		1		
2	OTM2	0	Output off=Low	CLKout output output control
		1	Normal output	
1	ROT	0	External ROM address, OE, CE output	External ROM address output setting
	OFF		on	
		1	External ROM address, OE, CE output	
			off=low	
0	DOT	0	Digital RGB output on	Digital RGB output setting
	OFF	1	Digital RGB output off=low	

16 COMMAND27 (Output control 3 setting command)

(1) First byte

	Degister		Content	Natao
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Output control 1	
5	-	1		
4	-	0		
3	-	0	Extended command 7 identification code	
2	-	1		
1	-	1		
0	-	1		

(2) Second byte

DA0 to 7	Register	Content		Natas
		State	Function	Notes
7	-	0		
6	HFT OD2	0	HFTOD2 1 0 0 0 0 ±0 (analog)	HFTOT output delay
5	HFT OD1	0	0 0 1 +1 0 1 0 +2 0 1 1 -1 (digital)	
4	HFT OD0	0	1 0 0 -2	
3	TOK CB4	0	Address 0000: Normal color Address 0000: Transparent color	Transparent color specification or specifiable color table No. 4 COM25-2 Enabled by setting TOKSL to 1.
2	TOK CB3	0	Address 0000: Normal color Address 0000: Transparent color	Transparent color specification or specifiable color table No. 3 COM25-2 Enabled by setting TOKSL to 1.
1	TOK CB2	0	Address 0000: Norrmal color Address 0000: Transparent color	Transparent color specification or specifiable color table No. 2 COM25-2 Enabled by setting TOKSL to 1.
0	TOK CB1	0	Address 0000: Normal color Address 0000: Transparent color	Transparent color specification or specifiable color table No. 1 COM25-2 Enabled by setting TOKSL to 1.

17 COMMAND28 (Output control 4 setting command)

(1) First byte

	DA0 to 7 Register State		Content	Natas
DAU 10 7			Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Output control 1	
5	-	1		
4	-	0		
3	-	1	Extended command 8 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7 Register -			Content	Neter	
		State	Function	Notes	
7	HPG	0	Screen background color H position msb 0	H position screen background color msb	
	9	1	Screen background color H position msb 1		
6	HPS	0	Subscreen H position msb 0	H position subscreen msb	
	9	1	Subscreen H position msb 1		
5	HPM2	0	Main screen 2 H position msb 0	H position main screen 2 msb	
	29	1	Main screen 2 H position msb 1	\neg	
4	HPM1	0	Main screen 1 H position msb 0	H position main screen 1 msb	
	19 1		Main screen 1 H position msb 1		
3	VPG	0	Screen background V position msb 0	V position screen background color msb	
	8	1	Screen background V position msb 1		
2	VPS	0	Subscreen V position msb 0	V position subscreen msb	
	8	1	Subscreen V position msb 1		
1	VPM2	0	Main screen 2 V position msb 0	V position main screen 2 msb	
	28	1	Main screen 2 V position msb 1		
0	VPM1	0	Main screen 1 V position msb 0	V position main screen 1 msb	
18		1	Main screen 1 V position msb 1		

18 COMMAND29 (Output control 5 setting command)

(1) First byte

	DA0 to 7 Register		Content	Notes
DAU 10 7			Function	Notes
7	-	1	Command 2 identification code	
6	-	0	Output control 1	
5	-	1		
4	-	0		
3	-	1	Extended command 9 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Pagistar			(Content		Notes
DA0 10 7	Register	State			Func	tion	Notes
7	-	0					
6	SVH1	0	SVH1	SVH0	Display a	rea	Subscreen vertical direction display range
		1			QVGA	WVGA	selection
5	SVH0	0	0	0	1 line	-	QVGA: 4 lines (maximum)
Ũ	01110	-	0	1	2 line	-	WVGA: 2 lines (maximum)
		1	1	0	3 line	1 line	
			1	1	4 line	2 line	
4	SHH1	0	SHH1	SHH0	Display a	rea	Subscreen horizontal direction display range
		1			QVGA	WVGA	selection
3	SHH0	0	0	0	1 charact	er -	QVGA: 4 characters (maximum)
0	Of In 10	-	0	1	2 charact	ers -	WVGA: 2 characters (maximum)
		1	1	0	3 charact	ers 1 character	
			1	1	4 charact	ers 2 characters	
2	-	0					
1	-	0					
0	ML	0	LSB first				3-wire control transfer direction selection
	CHG	1	MSB first	t			

18 COMMAND2A (Display area control 1 setting command)

(1) First byte

	DA0 to 7 Register -		Content	Notes		
DAU 10 7			Function	Notes		
7	-	1	Command 2 identification code			
6	-	0	Output control 1			
5	-	1				
4	-	0				
3	-	1	Extended command A identification code			
2	-	0				
1	-	1				
0	-	0				

(2) Second byte

DA0 to 7	Decister		Content	Notes	
DAU IO 7	Register	State	Function	Notes	
7	-	0			
6	HIN	0	Normal (LC oscillator control route)	HSYNC input selection	
	DIN	1	Direct taking in	Direct taking-in specification (1) must be used in modes other than LC oscillator.	
5	HI	0	HID1 HID0 delay	HSYNC taking in	
	D1	1	0 0 ±0 (initial)	Enabled when HINDIN is set to 1.	
4	Н	0	0 1 +1		
	D0	1	1 0 +2 1 1 +3		
3	VI	0	VID1 VID0 delay	VSYNC taking in	
	D1	1	0 0 ±0 (initial)		
2	VI	0	0 1 +1		
	D0	1	1 0 +2 1 1 +3		
1	-	0			
0	-	0			

25 COMMAND30 (Main screen 1: vertical display start position setting command)

(1) First byte

	DA0 to 7 Register -		Content	Notes		
DAU 10 7			Function	Notes		
7	-	1	Command 3 identification code			
6	-	0	Main screen 1 vertical display start position setting			
5	-	1				
4	-	1				
3	-	0	Extended command 0 identification code			
2	-	0				
1	-	0				
0	-	0				

(2) Second byte

DA0 to 7	Register				Cor	ntent	Notes
DAUIUT	Register	State				Function	Notes
7	VPM17	0	The ve	ertical	display s	start position, VSM 1, is given b	by: Main screen 1
		1	VSM1	=1H×(⁸ Σ2 ⁿ VPM	1n)	The vertical display start position is specified
6	VPM16	0		r	n=0		by the 9 bits VPM18 to VPM10.
		1					The weight of the LSB is 1H. This setting applies in screen units.
5	VPM15	0		— r		HSYNC	
		1		Ц			
4	VPM14	0				1	
		1				VSM1	
3	VPM13	0	VSYNC		_	\checkmark	
		1	Ś				
2	VPM12	0			\leftrightarrow	Main screen display area	
		1			HSM1	diopidy diod	
1	VPM11	0					
		1					
0	VPM10	0		_			
	(LSB)	1					

26 COMMAND31 (Main screen 1: horizontal display start position setting command) (1) First byte

	DA0 to 7 Register		Content	Notes
DA0 10 7			Function	noles
7	-	1	Command 3 identification code	
6	-	0	Main screen: horizontal display start position setting	
5	-	1		
4	-	1		
3	-	0	Extended command 1 identification code	
2	-	0		
1	-	1		
0	HPM18	0		
		1		

(2) Second byte

DA0 to 7	Decistor		Cor	ntent	Natas	
DAU 10 7	Register	State		Function	Notes	
7	HPM17	0	The horizontal displa	ay start position	, HSM1, is given by:	Main screen 1
		1	HSM1=1Tc×(⁹ Σ2 ⁿ HPI	M1n)+ α		The horizontal display start position is
6	HPM16	0	n=0	,		specified by the 10 bits HPM19 to HPM10.
		1	α=45Tc(QVGA)			The weight of the LSB is 1TC.
5	HPM15	0	41Tc(WVGA)		This setting applies in screen units.	
		1	Tc: The input clock f	requency in op		
4	HPM14	0				
		1	 Setting disable range 	e QVGA	WVGA	
3	HPM13	0	Sub H 0 character	00HEX	00HEX	
		1	Sub H 1 character	00 to 05HEX	00 to 15HEX	
2	HPM12	0	-		(00 to 0CHEX)	
		1	Sub H 2 characters	00 to 0DHEX	00 to 2CHEX	
1	HPM11	0	Sub H 3 characters	00 to 15HEX	(00 to 1CHEX)	
		1	Sub H 4 characters			
0	HPM10	0	The values in parent	theses apply wh	nen ROM access	
	(LSB)	1	No. 2 and No. 3 are	set.		

27 COMMAND32 (Main screen 2: vertical display start position setting command)

(1) First byte

	DA0 to 7 Register		Content	Notes
DAU 10 7			Function	Notes
7	-	1	Command 3 identification code	
6	-	0	Main screen 2 vertical display start position setting	
5	-	1		
4	-	1		
3	-	0	Extended command 2 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Register		Content					Notes
DA0 10 7	Register	State				Function	Notes	
7	VPM27	0	The v	ertical	display s	start position, VSM2, is give	en by:	Main screen 2
		1	VSM2	!=1H×((Σ ⁸ 2 ⁿ VPM	l2n)		The vertical display start position is specified
6	VPM26	0			`n=0	,		by the 9 bits VPM28 to VPM20.
		1						The weight of the LSB is 1H. This setting applies in screen units.
5	VPM25	0		r		HSYNC		
		1		Ц				
4	VPM24	0				1		
		1				VSM2		
3	VPM23	0	VSYNC			\checkmark		
		1	γs/					
2	VPM22	0			\leftrightarrow	Main screen display area		
		1			HSM2			
1	VPM21	0						
		1						
0	VPM20	0]					
	(LSB)	1						

28 COMMAND33 (Main screen 2: horizontal display start position setting command)

(1) First byte

	Decistor		Content	Nataa
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 3 identification code	
6	-	0	Main screen: horizontal display start position setting	
5	-	1		
4	-	1		
3	-	0	Extended command 3 identification code	
2	-	1		
1	-	1		
0	HPM28	0		
		1		

(2) Second byte

DA0 to 7	Decister		Co	ntent		Nataa
DAU 10 7	Register	State	Function		Notes	
7	HPM27	0	The horizontal displa	ay start position	, HSM2, is given by:	Main screen 2
		1	HSM2=1Tc×(⁹ ₂ 2 ⁿ HP	M2n)+ α		The horizontal display start position is
6	HPM26	0	α=45Tc(QVGA)	,		specified by the 10 bits HPM29 to HPM20.
		1	41Tc(WVGA)			The weight of the LSB is 1TC.
5	HPM25	0	Tc: The input clock	frequency in op	erating mode.	This setting applies in screen units.
		1				
4	HPM24	0	Setting disable rang	QVGA	WVGA	
		1	Sub H 0 character	00HEX	00HEX	
3	HPM23	0	Sub H 1 character	00 to 05HEX	00 to 15HEX	
		1			(00 to 0CHEX)	
2	HPM22	0	Sub H 2 characters	00 to 0DHEX		
		1	Sub H 3 characters	00 to 15HEX	(00 to 1CHEX)	
1	HPM21	0	Sub H 4 characters			
		1	The values in paren	theses apply wl	nen ROM access	
0	HPM20	0	No. 2 and No. 3 are	set.		
	(LSB)	1				

29 COMMAND34 (Subscreen: vertical display start position setting command)

(1) First byte

	Decistor	Content		Nataa
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 3 identification code	
6	-	0	Subscreen: vertical display start position setting	
5	-	1		
4	-	1		
3	-	1	Extended command 4 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Register		Content	Notes
DAU IU 7	Register	State	Function	Notes
7	VPS7	0	The vertical display start position, $V_{\mbox{SS}}$, is given by:	Subscreen (wallpaper)
		1	$V_{SS}=1H\times(\sum_{n=0}^{8}2^{n}VPSn)$	The vertical display start position is specified
6	VPS6	0	n=0 ,	by the 9 bits VPS8 to VPS0.
		1		The weight of the LSB is 1H.
5	VPS5	0	HSYNC	This setting applies in screen units.
		1		
4	VPS4	0		
		1		
3	VPS3	0		
		1	Subscreen (wallpaper) HSS display area	
2	VPS2	0		
		1		
1	VPS1	0		
		1		
0	VPS0	0		
	(LSB)	1		

Notes

30 COMMAND35 (Subscreen: horizontal display start position setting command) (1) First byte

(1) First by	1) First byte								
DA04-7	Degister								
DA0 to 7	Register	State	Function						
7	-	1	Command 3 identification code						
6	-	0	Subscreen: horizontal display start position setting						
5	-	1							
4	-	1							
3	-	1	Extended command 5 identification code						
2	-	0							
1	-	1							

(2) Second byte

0

HPS8

0

1

DA0 to 7	Register		Con	tent		Notes
DAU 10 7	Register	State		Function	Notes	
7	HPS7	0	The horizontal display	y start position	, HSS, is given by:	Subscreen (wallpaper)
		1	HSS=1Tc×(⁹ ₂ 2 ⁿ HPSn)+ α		The horizontal display start position is
6	HPS6	0	α=15Tc			specified by the 9 bits HPS9 to HPS0. The weight of the LSB is 1TC.
		1	Tc: The input clock fr	equency in op	erating mode.	
5	HPS5	0				This setting applies in screen units.
		1	Setting disable range	e QVGA	WVGA	
4	HPS4	0		00 to 13HEX		
		1			(00 to 1AHEX)	
3	HPS3	0	Sub H 2 characters	00 to 1BHEX	00 to 3AHEX	
		1			(00 to 2AHEX)	
2	HPS2	0	Sub H 3 characters Sub H 4 characters			
		1	The values in parenth		nen ROM access	
1	HPS1	0	No. 2 and No. 3 are s			
		1				
0	HPS0	0				
	(LSB)	1				

31 COMMAND36 (Screen background color: vertical display start position setting command) (1) First byte

DA0 to 7	Register		Content	Notes
DA0 10 7	Register	State	Function	notes
7	-	1	Command 3 identification code	
6	-	0	Screen background color: vertical display start position	
5	-	1	setting	
4	-	1		
3	-	1	Extended command 6 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Register		Content	Notes
DAU IU 7	Register	State	Function	Notes
7	VPG7	0	The vertical display start position, VSG, is given by:	Screen background color
		1	VSG=1H×($\sum_{n=0}^{8} 2^{n}$ VPGn)	The vertical display start position is specified
6	VPG6	0	n=0 ,	by the 8 bits VPG8 to VPG0.
		1		The weight of the LSB is 1H.
5	VPG5	0	HSYNC	This setting applies in screen units.
		1		
4	VPG4	0		
		1		
3	VPG3	0	Screen background	
		1	HSG color display area	
2	VPG2	0		
		1		
1	VPG1	0		
		1		
0	VPG0	0		
	(LSB)	1		

LC74736PT

32 COMMAND37 (Screen background color: horizontal display start position setting command) (1) First byte

	Decister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 3 identification code	
6	-	0	Screen background color: horizontal display start	
5	-	1	position setting	
4	-	1		
3	-	1	Extended command 7 identification code	
2	-	1		
1	-	1		
0	HPG8	0		
		1		

(2) Second byte

DA04-7	Register		Content	Neter
DA0 to 7	State Function		Notes	
7	HPG7	0	The horizontal display start position, HSG, is given by:	Screen background color
		1	$HSG=1Tc\times(\overset{9}{\Sigma}2^{n}HPGn)$	The horizontal display start position is
6	HPG6	0	Tc: The input clock frequency in operating mode.	specified by the 10 bits HPG9 to HPG0.
		1	· · · · · · · · · · · · · · · · · · ·	The weight of the LSB is 1TC.
5	HPG5	0		This setting applies in screen units.
		1		
4	HPG4	0		
		1		
3	HPG3	0		
		1		
2	HPG2	0		
		1		
1	HPG1	0		
		1		
0	HPG0	0		
	(LSB)	1		

33 COMMAND40 (Character size control setting command)

(1)	First	by	/te

	Decistor		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size control settings	
5	-	0		
4	-	0		
3	-	0	Extended command 0 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

	Degister		C	Content	Natas
DA0 to 7	Register	State		Function	Notes
7	-	0			
6	-	0			
5	-	0			
4	-	0			
3	SZV1	0	SZV1 SZV0 0	Character size	Specifies the character size in the vertical
		1	0 0	1×	direction.
2	SZV0	0	-	2×	This setting applies in line units.
		1		3× 4×	
1	SZH1	0	SZH1 SZH0 (Character size	Specifies the character size in the horizontal
		1	0 0 '	1×	direction.
0	SZH0	0	-	2×	This setting applies in line units.
		1		3× 4×	

34 COMMAND41 (Character size line U control main 1 setting command)

(1) First byte

	Decistor	Register Content		Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size line U control main 1	
5	-	0		
4	-	0		
3	-	0	Extended command 1 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

	Decister		Content	Natas
DA0 to 7 Register	State	Function	Notes	
7	LSZ7	0	Do not set for line 8.	Character size line setting control
		1	Set for line 8.	Upper lines
6	LSZ6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LSZ5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LSZ4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LSZ3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LSZ2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LSZ1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LSZ0	0	Do not set for line 1.	
		1	Set for line 1.	

35 COMMAND42 (Character size line D control main 1 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size line D control main 1	
5	-	0		
4	-	0		
3	-	0	Extended command 2 identification code	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

DA0 4- 7	DA0 to 7 Register S		Content	Nata
DAU to 7		State	Function	Notes
7	LSZ15	0	Do not set for line 16.	Character size line setting control
		1	Set for line 16.	Lower lines
6	LSZ14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LSZ13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LSZ12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LSZ11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LSZ10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LSZ9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LSZ8	0	Do not set for line 9.	
		1	Set for line 9.	

36 COMMAND43 (Character size line D2 control main 1 setting command) (1) First byte

		Content		
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size line D2 control main 1	
5	-	0		
4	-	0		
3	-	0	Extended command 3 identification code	
2	-	0		
1	-	1		
0	-	1		

(2) Second byte

DA0 to 7	Decistor	Content		Natas	
DAU 10 7	7 Register	to 7 Register	State	Function	Notes
7	-	0			
6	-	0			
5	-	0			
4	-	0			
3	-	0			
2	-	0			
1	LSZ17	0	Do not set for line 18.	Character size line setting control	
		1	Set for line 18.	Lower lines 2	
0	LSZ16	0	Do not set for line 17.		
		1	Set for line 17.		

37 COMMAND44 (Character size line U control main 2 setting command) (1) First byte

DA0 to 7	DAO to 7	Content		Neder
DAU to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size line U control main 2	
5	-	0		
4	-	0		
3	-	0	Extended command 4 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

	Desister	Content		Notos
DA0 to 7	to 7 Register	State	Function	Notes
7	LSZ7	0	Do not set for line 8.	Character size line setting control
		1	Set for line 8.	Upper lines
6	LSZ6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LSZ5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LSZ4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LSZ3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LSZ2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LSZ1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LSZ0	0	Do not set for line 1.	
		1	Set for line 1.	

38 COMMAND45 (Character size line D control main 2 setting command) (1) First byte

(-)							
DA0 to 7	DA0 to 7 Register	Content		Notes			
DA0 10 7	Register	State	Function	NOLES			
7	-	1	Command 4 identification code				
6	-	1	Character size line D control main 2				
5	-	0					
4	-	0					
3	-	0	Extended command 5 identification code				
2	-	1					
1	-	0					
0	-	1					

(2) Second byte

DAG to 7	Desister		Content	Netes
DA0 to 7 Register	State	Function	Notes	
7	LSZ15	0	Do not set for line 16.	Character size line setting control
		1	Set for line 16.	Lower lines
6	LSZ14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LSZ13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LSZ12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LSZ11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LSZ10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LSZ9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LSZ8	0	Do not set for line 9.	
		1	Set for line 9.	

39 COMMAND46 (Character size line D control main 2 setting command)

(1) First byte

	AQ to 7 Degister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 4 identification code	
6	-	1	Character size line D control main 2	
5	-	0		
4	-	0		
3	-	0	Extended command 6 identification code	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

	DA0 to 7 Register		Content	Notos
DAU 10 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	LSZ17	0	Do not set for line 18.	Character size line setting control
		1	Set for line 18.	Lower lines 2
0	LSZ16	0	Do not set for line 17.	
		1	Set for line 17.	

46 COMMAND50 (Box control: U setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control U settings	
5	-	0		
4	-	1		
3	-	0	Extended command 0 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Decister		Content	- Notes
DAU 10 7	Register	State	Function	
7	BXL W1	0	W1 W0 0 0 1 dot	Box display: left side
6	BXL	1 0	0 1 2 dots	Dot width. This setting applies in line units. It does not depend on the character size.
0	W0	1	1 0 3 dots 1 1 4 dots	
5	BXU CT1	0	BXUCT1 0 0 0 Color table number 1	Box display: upper side Color table specification
4	BXU CT0	0 1	0 1 Color table number 2 1 0 Color table number 3 1 1 Color table number 4	This setting applies in line units.
3	BXU C3	0	Box display: upper side color specification 0000 to 1111	Box display: upper side Color specification
2	BXU C2	0	0 to F (hexadecimal)	This setting applies in line units.
1	BXU C1	0		
0	BXU C0	0		

47 COMMAND51 (Box control: D setting command)

(1) First byte

	DA0 to 7 Degister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control D settings	
5	-	0		
4	-	1		
3	-	0	Extended command 1 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Decister		Content	Notes
DAU 10 7	Register	State	Function	
7	BXR W1	0	W1 W0 0 0 1 dot	Box display: right side Dot width. This setting applies in line units.
6	BXR	1 0	0 1 2 dots	It does not depend on the character size.
	W0	1	1 0 3 dots 1 1 4 dots	
5	BXD CT1	0	BXDCT1 0 0 0 Color table number 1	Box display: lower side Color table specification
4	BXD CT0	0	0 1 Color table number 1 1 0 Color table number 3 1 1 Color table number 4	This setting applies in line units.
3	BXD C3	0	Box display: lower side color specification 0000 to 1111	Box display: lower side Color specification
2	BXD C2	0	0 to F (hexadecimal)	This setting applies in line units.
1	BXD C1	0		
0	BXD C0	0 1		

48 COMMAND52 (Box control: U line main 1 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control U line main 1 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 2 identification code	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

DA0 4- 7	Desistar		Content	Netes
DA0 to 7	Register	State	Function	Notes
7	LBX7	0	Do not set for line 8.	Box control line setting control
		1	Set for line 8.	Upper lines
6	LBX6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LBX5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LBX4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LBX3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LBX2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LBX1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LBX0	0	Do not set for line 1.	
		1	Set for line 1.	

49 COMMAND53 (Box control: D line main 1 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control D line main 1 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 3 identification code	
2	-	0		
1	-	1		
0	-	1		

(2) Second byte

	Degister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	LBX15	0	Do not set for line 16.	Box control line setting control
		1	Set for line 16.	Lower lines
6	LBX14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LBX13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LBX12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LBX11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LBX10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LBX9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LBX8	0	Do not set for line 9.	
		1	Set for line 9.	

50 COMMAND54 (Box control: D2 line main 1 setting command)

(1) First byte

DA0 to 7 Register			Content	Notos
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control D2 line main 1 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 4 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

(2) Second	(2) Second byte					
DA0 to 7	Register		Content	Notes		
DAUTOT	Register	State	Function	indies		
7	-	0				
6	-	0				
5	-	0				
4	-	0				
3	-	0				
2	-	0				
1	LBX17	0	Do not set for line 18.	Box control line setting control		
		1	Set for line 18.	Lower lines		
0	LBX16	0	Do not set for line 17.			
		1	Set for line 17.]		

51 COMMAND55 (Box control: U line main 2 setting command)

(1) First byte

	DA0 to 7 Desister		Content	Natas
DAU 10 7	DA0 to 7 Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control U line main 2 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 5 identification code	
2	-	1		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7 Register			Content	Notes
		State	Function	Notes
7	LBX7	0	Do not set for line 8.	Box control line setting control
		1	Set for line 8.	Upper lines
6	LBX6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LBX5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LBX4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LBX3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LBX2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LBX1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LBX0	0	Do not set for line 1.	
		1	Set for line 1.	

52 COMMAND56 (Box control: D line main 2 setting command)

(1) First byte

DA0 to 7 Register			Content	Notos
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control D line main 2 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 6 identification code	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	NI-6
		State	Function	Notes
7	LBX15	0	Do not set for line 16.	Box control line setting control
		1	Set for line 16.	Lower lines
6	LBX14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LBX13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LBX12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LBX11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LBX10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LBX9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LBX8	0	Do not set for line 9.	
		1	Set for line 9.	

53 COMMAND57 (Box control: D line main 2 setting command)

(1) First byte

DA0 to 7 Desister			Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Box control D2 line main 2 setting	
5	-	0		
4	-	1		
3	-	0	Extended command 7 identification code	
2	-	1		
1	-	1		
0	-	1		

(2) Second byte

DA0 4- 7	DA0 to 7 Register		Content	Natas
DAU 10 7			Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	LBX17	0	Do not set for line 18.	Box control line setting control
		1	Set for line 18.	Lower lines 2
0	LBX16	0	Do not set for line 17.	
		1	Set for line 17.	

54 COMMAND58 (Line spacing control 1 setting command)

(1) First byte

DA0 to 7 Register			Content	Natas
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Line spacing control 1 setting	
5	-	0		
4	-	1		
3	-	1	Extended command 8 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7 Register						Conte	Notes		
DAU to 7	Register	State					Notes		
7	0	0							
6	GYB	0	Line s	pacir	ng bi	asic cloo	ck: 1V		Line spacing basic unit (clock) setting
	СК	1	Line s size	pacir	ng bi	asic cloo	k: Deper	nding on the character	
5	GS1	0	GS1	GSC)	Charac	ter	Graphic	Line spacing mode setting
		1	0	0		Transpa		Transparent	This setting applies in line units
4	GS0	0	0	1		Transpa		Transparent	0.11
4	630		-			±1 (char	bkg colo	r) ±1 (CB specified color)	
		1	1	0		Char. b	kg. color	CB specified color	
			1	1		Transpa	arent	Transparent	
						(Border	enabled)	
3	GY3	0	GY3	2	1	0	Line s	pacing (×H)	Line spacing dot number setting
		1	0	0	0	0	0		This setting applies in line units of 1H
2	GY2	0	0	0	0	1	-1 (upp	, , ,	
		1	0	0	1	0	-1	+2	
1	GY1	0	0	0	1	1	-1	+3	
	<u>e</u>	1	0	1 1	0 0	0 1	-1 -1	+4 +5	
	0)/0		0	1	1	0	-1 -1	+5 +6	
0	GY0	0	0	1	1	1	-1	+7	
		1	1	0	0	0	-1	+8	
			1	0	0	1	-1	+9	
			1	0	1	0	-1	+10	
			1	0	1	1	-1	+11	
			1	1	0	0	-1	+12	
			1	1	0	1	-1	+13	
			1	1	1	0	-1	+14	
			1	1	1	1	-1	+15	

55 COMMAND59 (Line spacing control 2 setting command)

(1) First byte

DA0 to 7 Desistor			Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Line spacing control 2 setting	
5	-	0		
4	-	1		
3	-	1	Extended command 9 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7 Register			Content	Notes
DAUIU7	Register	State	Function	Notes
7	BXW	0	Box display: lower side is 1 dot	Box display
	D	1	Box display: lower side is 2 dots	Lower side. This setting applies in line units. Depending on the character size
6	BXW	0	Box display: upper side is 1 dot	Box display
	U	1	Box display: upper side is 2 dots (Invalid when line spacing is specified.)	Upper side. This setting applies in line units. Depending on the character size
5	GYHSL	0	Normal display	Line spacing area when halftone is specified
		1	Line spacing area: halftone	This setting applies in line units. Transparent is supported except for 00.
4 BXHSL	0	Normal display	Box area when halftone is specified	
		1	Box area: halftone	This setting applies in line units
3	FCHSL	0	Depending on the character	Border area when halftone is specified
		1	Depending on the character background	This setting applies in line units
2	BXC3	0	Displayed in upper part of character lower line spacing	Box upper and lower display control 2
		1	Displayed in lower part of character lower line spacing	Valid when line spacing is specified. This setting applies in line units
1	BXC2	0	Inside the character range (V1&V16 dots)	Box upper and lower display control 1
		1	Outside the character range (line spacing area): Valid only when line spacing is specified.	This setting applies in line units
0	BXC1	0	Inside the character range	Box left and ight display control
		1	Outside the character range	This setting applies in line units

56 COMMAND5A (Line spacing control: U line main 1 setting command)

(1) First byte

DA0 to 7 Desister			Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting U main 1	
5	-	0		
4	-	1		
3	-	1	Extended command A identification code	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Nister
		State	Function	Notes
7	LGY7	0	Do not set for line 8.	Control the line spacing control line setting
		1	Set for line 8.	Upper lines
6	LGY6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LGY5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LGY4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LGY3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LGY2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LGY1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LGY0	0	Do not set for line 1.	
		1	Set for line 1.	

57 COMMAND5B (Line spacing control: D line main 1 setting command)

(1) First byte

DA0 to 7 Desistor			Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting D main 1	
5	-	0		
4	-	1		
3	-	1	Extended command B identification code	
2	-	0		
1	-	1		
0	-	1		

(2) Second byte

DA0 to 7	Desister		Content	Notes
DA0 to 7 Register	State	Function	Notes	
7	LGY15	0	Do not set for line 16.	Control the line spacing control line setting
		1	Set for line 16.	Lower lines
6	LGY14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LGY13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LGY12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LGY11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LGY10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LGY9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LGY8	0	Do not set for line 9.	
		1	Set for line 9.	

58 COMMAND5C (Line spacing control: D line main 1 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting D main 1	
5	-	0		
4	-	1		
3	-	1	Extended command C identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

	DA0 to 7 Register	Content		Natas
DAU 10 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	LGY17	0	Do not set for line 18.	Control the line spacing control line setting
		1	Set for line 18.	Lower lines 2
0	LGY16	0	Do not set for line 17.	
		1	Set for line 17.	

59 COMMAND5D (Line spacing control: U line main 2 setting command)

(1) First byte

	DA0 to 7 Register		Content	Notes
DAU 10 7	Register	State	Function	Noles
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting U main 2	
5	-	0		
4	-	1		
3	-	1	Extended command D identification code	
2	-	1		
1	-	0		
0	-	1		

(2) Second byte

DAG to 7	Desister		Content	Neter
DA0 to 7 Register	State	Function	Notes	
7	LGY7	0	Do not set for line 8.	Control the line spacing control line setting
		1	Set for line 8.	Upper lines
6	LGY6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LGY5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LGY4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LGY3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LGY2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LGY1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LGY0	0	Do not set for line 1.	
		1	Set for line 1.	

60 COMMAND5E (Line spacing control: D line main 2 setting command)

(1) First byte

DA0 to 7	DA0 to 7 Desister		Content	Notes
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting D main 2.	
5	-	0		
4	-	1		
3	-	1	Extended command E identification code	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

DAG to 7	Desister		Content	Neter
DA0 to 7 Register	State	Function	Notes	
7	LGY15	0	Do not set for line 16.	Control the line spacing control line setting
		1	Set for line 16.	Lower lines
6	LGY14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LGY13	0	Do not set for line 14.	
		1	Set for line 14.	
4	LGY12	0	Do not set for line 13.	
		1	Set for line 13.	
3	LGY11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LGY10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LGY9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LGY8	0	Do not set for line 9.	
		1	Set for line 9.	

61 COMMAND5F (Line spacing control: D line main 2 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 5 identification code	
6	-	1	Control the line spacing control line setting D main 2.	
5	-	0		
4	-	1		
3	-	1	Extended command F identification code	
2	-	1		
1	-	1		
0	-	1		

(2) Second byte

(2) Second	2) Second byte					
DA0 to 7	Register		Content	Notes		
DAUIUT	Register	State	Function	Notes		
7	-	0				
6	-	0				
5	-	0				
4	-	0				
3	-	0				
2	-	0				
1	LGY17	0	Do not set for line 18.	Control the line spacing control line setting		
		1	Set for line 18.	Lower lines		
0	LGY16	0	Do not set for line 17.]		
		1	Set for line 17.]		

62 COMMAND60 (Border control setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notes
DA0 to 7	Register	State	Function	Noles
7	-	1	Command 6 identification code	
6	-	1	Border control setting	
5	-	1		
4	-	0		
3	-	0	Extended command 0 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Pagiatar	Content		Notes
DAU 10 7	Register	State	Function	Notes
7	BLK1	0	BLK1 BLK0 Border mode specification	Border mode specification
		1	0 0 Normal display	This setting applies in line units.
6	BLK0	0	0 1 Border	
		1	1 0 Shadow 1 (lower side) 1 1 Shadow 2 (lower and right side	es)
5	EG	0	EGCT1 0	Border display
	CT1	1	0 0 Color table number 1	Color table specification
4	EG	0	0 1 Color table number 2	This setting applies in line units.
	CT0	1	1 0 Color table number 3 1 1 Color table number 4	
3	EG	0	Border display: color specification	Border display
	C3	1	0000 to 1111	color specification
2	EG	0	0 to F (hexadecimal)	This setting applies in line units.
	C2	1		
1	EG	0		
	C1	1		
0	EG	0		
	CO	1		

63 COMMAND61 (Border control U line main 1 setting command)

(1) First byte

DA0 to 7 Degister	Content		Natas	
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting U main 1 control	
5	-	1		
4	-	0		
3	-	0	Extended command 1 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Register	Content		Netes
		State	Function	Notes
7	LFC7	0	Do not set for line 8.	Border control line settings control main 1
		1	Set for line 8.	Upper lines
6	LFC6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LFC5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LFC4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LFC3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LFC2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LFC1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LFC0	0	Do not set for line 1.	
		1	Set for line 1.	

64 COMMAND62 (Border control D line main 1 setting command)

(1) First byte

	DA0 to 7 Degister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting D main 1 control	
5	-	1		
4	-	0		
3	-	0	Extended command 2 identification code	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

	Desister		Content	Netes
DA0 to 7 Register	State Function		Notes	
7	LFC15	0	Do not set for line 16.	Border control line settings control main 1
		1	Set for line 16.	Lower lines
6	LFC14	0	Do not set for line 15.	
		1	Set for line 15.	
5	5 LFC13		Do not set for line 14.	
		1	Set for line 14.	
4 LFC12	0	Do not set for line 13.		
		1	Set for line 13.	
3	LFC11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LFC10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LFC9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LFC8	0	Do not set for line 9.	
		1	Set for line 9.	

65 COMMAND63 (Border control D line main 1 setting command)

(1) First byte

	DA0 to 7 Register		Content	Natao
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting D main 1 control	
5	-	1		
4	-	0		
3	-	0	Extended command 3 identification code	
2	-	0		
1	-	1		
0	-	1		

(2) Second byte

	DA0 to 7 Register		Content	Natas
DAU 10 7			Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	LFC17	0	Do not set for line 18.	Border control line settings control main 1
		1	Set for line 18.	Lower lines
0	LFC16	0	Do not set for line 17.	
		1	Set for line 17.	

66 COMMAND64 (Border control U line main 2 setting command)

(1) First byte

	Decistor	Content		Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting U main 2 control	
5	-	1		
4	-	0		
3	-	0	Extended command 4 identification code	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

	Desistar		Content	Neter
DA0 to 7 Register	State Function		Notes	
7	LFC7	0	Do not set for line 8.	Border control line settings control main 2
		1	Set for line 8.	Upper lines
6	LFC6	0	Do not set for line 7.	
		1	Set for line 7.	
5	LFC5	0	Do not set for line 6.	
		1	Set for line 6.	
4	LFC4	0	Do not set for line 5.	
		1	Set for line 5.	
3	LFC3	0	Do not set for line 4.	
		1	Set for line 4.	
2	LFC2	0	Do not set for line 3.	
		1	Set for line 3.	
1	LFC1	0	Do not set for line 2.	
		1	Set for line 2.	
0	LFC0	0	Do not set for line 1.	
		1	Set for line 1.	

67 COMMAND65 (Border control D line main 2 setting command)

(1) First byte

	No to 7 Decistor		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting D main 2 control	
5	-	1		
4	-	0		
3	-	0	Extended command 5 identification code	
2	-	1		
1	-	0		
0	-	1		

(2) Second byte

DA04-7	Desister		Content	Netes
DA0 to 7 Register	State Function		Notes	
7	LFC15	0	Do not set for line 16.	Border control line settings control main 2
		1	Set for line 16.	Lower lines
6	LFC14	0	Do not set for line 15.	
		1	Set for line 15.	
5	LFC13	3 0 Do not set for line 14.		
		1	Set for line 14.	
4 LFC12	0	Do not set for line 13.		
		1	Set for line 13.	
3	LFC11	0	Do not set for line 12.	
		1	Set for line 12.	
2	LFC10	0	Do not set for line 11.	
		1	Set for line 11.	
1	LFC9	0	Do not set for line 10.	
		1	Set for line 10.	
0	LFC8	0	Do not set for line 9.	
		1	Set for line 9.	

68 COMMAND66 (Border control D line main 2 setting command)

(1) First byte

	DA0 to 7 Register		Content	Natas
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Border line setting D main 2 control	
5	-	1		
4	-	0		
3	-	0	Extended command 6 identification code	
2	-	1		
1	-	1		
0	-	0		

(2) Second byte

D404-7	DA0 to 7 Register		Content	Natas
DAU 10 7			Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	-	0		
3	-	0		
2	-	0		
1	LFC17	0	Do not set for line 18.	Border control line settings control main 2
		1	Set for line 18.	Lower lines
0	LFC16	0	Do not set for line 17.	
		1	Set for line 17.	

69 COMMAND67 (PLL control 1 setting command)

(1) First byte

	Decistor	Content		Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	PLL control 1	
5	-	1		
4	-	0		
3	-	0	Extended command 7 identification code	
2	-	1		
1	-	1		
0	-	1		

(2) Second byte

	Decistor		Content State Function		Natao
DA0 to 7	Register	State			- Notes
7	EVO	0	External VCO	on	Oscillator-related control
	OFF	1	External VCO	off	Initial LC oscillation
6	LC	0	LC oscillator of	n	7
	OFF	1	LC oscillatior	off	7
5	ECK	0	External clock	on	
	OFF	1	External clock	off	
4	VCO	0	VCO oscillato	r on	
	OFF	1	VCO oscillato	r off	
3	VCO	0	VCOSL1 0		VCO selection
	SL1	1	0 0	Internal VCO 1/1	Clock selection required
2	VCO	0	0 1	Internal VCO 1/2	CKSL = 10
	SL0	1	1 0 1 1	Internal VCO 1/4 External VCO	
1	CKSL	0	CKSL1 0		Clock selection
	1	1	0 0	LC	
0	CKSL	0	0 1	External clock	
	0	1	1 0	Internal VCO (PLL) or external VCO	

70 COMMAND68 (PLL control 2 setting command)

(1) First byte

	Decister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	PLL control 2	
5	-	1		
4	-	0		
3	-	1	Extended command 8 identification code	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Decistor		Content	Notes
DAU 10 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	-	0		
4	DIV	0		PLL-circuit frequency division ratio setting
	12	1		
3	DIV	0		
	11	1		
2	DIV	0		
	10	1		
1	DIV	0		
	9	1		
		1		
0	DIV	0		
	8	1		

71 COMMAND69 (PLL control 3 setting command)

(1) First byte

	Decister		Content	Notes
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	PLL control 3	
5	-	1		
4	-	0		
3	-	1	Extended command 9 identification code	
2	-	0		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Pogiator	Content		Notes
DAU IU 7	Register	State	Function	notes
7	DIV	0	$N2=\Sigma2^{n}DIVn$	PLL-circuit frequency division ratio setting
	7	1	$N2 = \sum_{n=0}^{\infty} DIVn$	Initial values:
6	DIV	0	N2: 48 to 8196	27BHEX fH = 15.734kHz
	6	1	30 to 1FFF (hexadecimal)	FVCO = 10MHz
5	DIV	0	FVCO = fH×N2 VCO oscillation frequency Horizontal frequency input	
	5	1	VCO oscillation frequency Horizontal frequency input	
4	DIV	0		
	4	1		
3	DIV	0		
	3	1	-	
2	DIV	0		
	2	1		
1	DIV	0		
	1	1		
0	DIV	0		
	0	1		

72 COMMAND6A (PLL control 5 setting command)

(1) First byte

	Decister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	PLL control 5	
5	-	1		
4	-	0		
3	-	1	Extended command A identification code	
2	-	0		
1	-	1		
0	-	0		

(2) Second byte

DA0 to 7	Pagistar			Content			Notes
DAU 10 7	Register	State		Function		Function	Notes
7	-	0					
6	HD	0	HD (AF	C)			H sync signal switch at AFC
	SEL	1	HIN (in	put)			Enabled when Com67-2 CKSL is set to 10.
5	DZ1	0	DZ1	DZ0			Dead zone specification
		1	0	0	DZA	0.0ns	
4	DZ0	0	0	1	DZB	0.5ns	
		1	1	0	DZC	2.5ns	
3	HREF	0	HREF	(sync)			HREF selection
	SL	1	HREF	(direct	ly)		7
2	DID	0	DID2	1	0	Frequency division ratio (N1)	Dot clock frequency division ratio
	2	1	0	0	0	1/1	specification
1	DID	0	0	0	1	1/2	
	1	1	0	1	0	1/3	
0	DID	0	0	1 0	1 0	1/4 1/6	
	0	1	FDOT :	•			
			Dot clock			tion frequency	

73 COMMAND6C0 (Color table write address setting command)

(1) First byte

	Decister		Content	Natas
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	
6	-	1	Color table write address setting	
5	-	1		
4	-	0		
3	-	1	Sub-identifier code CO	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7	Decistor		Content	Notes
DAU 10 7	Register	State	Function	Notes
7	-			
6	-			
5	CTN1	0	CTN1 CTN0	Color table selection
		1	0 0 Color table number 1	
4	CTN0	0	0 1 Color table number 2	
		1	1 0 Color table number 3 1 1 Color table number 4	
3	CTA3	0	Color table address	Address of the color tables
	(MSB)	1	0 to 15	
2	CTA2	0	0 to F (hexadecimal) 16 values	
		1		
1	CTA1	0		
		1	1	
0	CTA0	0	1	
	(LSB)	1	1	

74 COMMAND6C1 (Color table data write setting command)

(1)	First	by	yte

DA04-7	Deviator		Content	Neter
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 6 identification code	When this command has been issued, the
6	-	1	Color table write setting	IC remains in display character data write
5	-	1		mode until the \overline{CS} pin is set high.
4	-	0		
3	-	1	Sub-identifier code C1	
2	-	1		
1	-	1		
0	RM3	0	RM3 Mode	Continuous write mode selection
		1	0 [1][2] End 1 [1][2] Continuous	

(2) Second byte-[1]

	Degister		Content	Notos
DA0 to 7	Register	State	Function	Notes
7	-	0		
6	-	0		
5	HFT	0	Halftone: off	
		1	Halftone: on (HFTOT output is high.)	
4	ТОК	0	Color	
		1	Transparent (BLK output: low)	
3	TB3	0	Color table	Color table setting B
		1	B output	
2	TB2	0	0000 to 1111	
		1	0 to F (hexadecimal)	
1	TB1	0		
		1		
0	TB0	0]	
		1]	

LC74736PT

			Content	Nistas
DA0 to 7	Register	State	Function	- Notes
7	TG3	0	Color table	Color table setting G
		1	G output	
6	TG2	0	0000 to 1111	
		1	0 to F (hexadecimal)	
5	TG1	0		
		1		
4	TG0	0		
		1		
3	TR3	0	Color table	Color table setting R
		1	Routput	
2	TR2	0	0000 to 1111 0 to F (hexadecimal)	
		1		
1	TR1	0]	
		1		
0	TR0	0		
		1		

*: This resistor is set to the all bits zero state when the IC is reset by the \overline{RST} pin.

When transparent is selected, the BLK output is set to the low level. (Transparent state)

The RGB outputs are values from the color table.

The transparent specification is best for color table 1, address 0000.

Since the data is set to all zeros by a RAM clear operation,

the RGB output will be 000 (black) and the BLK output will be 1.

Transparent is specified by setting the TOK bit to 1. (The BLK output will go to the low level.)

75 COMMAND700 (Character RAM write address setting command) (1) First byte

DA0 to 7 Register			Content	Notes
DAU IO 7	Register	State	Function	Notes
7	-	1	Command 7 identification code	
6	-	1	Character RAM write address setting	
5	-	1		
4	-	1		
3	-	0	Sub-identifier code 000	
2	-	0		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Netes
		State	Function	Notes
7	FAD1	0	QVGA mode	Character RAM
		1	Character RAM address	QVGA: address
6	FAD0	0	0 to 3	WVGA: PNo.
		1	0 to 3 (hexadecimal)	
			WVGA mode PNo.	
			0 to 3	
			P1 to P4	
5	FRN1	0	ROM No.1 to 4	Character RAM
		1	0 to 3	ROM No.
4 FRN0		0	0 to 3 (hexadecimal)	
	1	- No.1 to No.4		
3	FVA3	0	Character RAM V dot addresses	Character RAM
	(MSB)	1	0 to 15	V dot address
2	FVA2	0	0 to F (hexadecimal)	
		1		
1	FVA1	0	1	
		1	7	
0	FVA0	0	1	
	(LSB)	1		

76 COMMAND701 (Character RAM data write setting command) (1) First byte

		Content	Nata	
DA0 to 7	Register	State	Function	Notes
7	-	1	Command 7 identification code	When this command has been issued, the
6	-	1	Character RAM data write address setting	IC remains in display character data write
5	-	1	1	mode until the \overline{CS} pin is set high.
4	-	1		
3	-	0	Sub-identifier code 001	
2	-	0		
1	-	1		
0	RM3	0	RM3 Mode	Continuous write mode selection
		1	0 [1][2] End 1 [1][2] Continuous	

(2) Second byte-[1]

	DA0 to 7 Register		Content	Notos	
DAU IU 7 Register		State	Function	Notes	
7	D15	0	Character RAM write data	Character RAM write data	
		1	D15 to D0		
6	D14	0			
		1			
5	D13	0			
		1			
4	D12	0			
		1			
3	D11	0			
		1			
2	D10	0			
		1			
1	D9	0			
		1]		
0	D8	0]		
		1			

			Content	Netos
DA0 to 7	Register	State	Function	Notes
7	D7	0		Character RAM write data
		1		
6	D6	0		
		1		
5	D5	0		
		1		
4	D4	0		
		1		
3	D3	0		
		1		
2	D2	0		
		1		
1	D1	0		
		1		
0	D0	0		
		1		

77 COMMAND710 (WVGA: ROM access setting command)

(1) First byte

	DA0 to 7 Register		Content	Natas
DAU 10 7	Register	State	Function	Notes
7	-	1	Command 7 identification code	
6	-	1	WVGA ROM access setting	
5	-	1		
4	-	1		
3	-	0	Sub-identifier code 0100	
2	-	1		
1	-	0		
0	-	0		

(2) Second byte

DA0 to 7 Register			Content	Notes	
DAU 10 7	State		Function		
7		0			
6		0			
5	CKOS1	0	CKOS1 0	CLKout output selection	
		1	0 0 CLK		
4	CKOS0	0	0 1 PHASECP(HD1BFQ)		
		1			
3	WFCMD	0	1 1 PCHCP No border	WVGA mode	
3				Specifies border display when ROM access	
		1	Border (displayed for each upper and lower 1V)	mode is set to 011 or 100.	
2	WRAM2	0	When WRAM210 DCLK=33.3MHz	WVGA mode	
		1	• No.1 3CLK = 90ns	ROM access specification	
1	WRAM1	0	000 Main 1 only		
		1	(Main 2 display off)		
0	WRAM0	0	001 Main 2 only (Main 1 display off)		
-		1	because box is displayed		
			No.2 2CLK 60ns		
			Main 1 Main 2		
			010 Character Character		
			011 Graphic Character		
			HPM1≤HPM2		
			* The character has no border.		
			100 Character Graphic		
			HPM1≥HPM2		
			* The character has no border.		
			• No.3 1CLK = 30ns		
			101 Equivalent to QVGA (external ROM only)		

78 COMMAND711 (PLL setting command 6)

(1)	First	by	/te

	DA0 to 7 Register		Content	Notos
DAU IO 7	Register	State	Function	Notes
7	-	1	Command 7 identification code	
6	-	1	PLL setting command 6	
5	-	1		
4	-	1		
3	-	0	Sub-identifier code 0101	
2	-	1		
1	-	0		
0	-	1		

(2) Second byte

DA0 to 7	Degister			Content					Notes
DAU IU 7	Register	State	Function						Notes
7	RSETB	0	VCOR: I	nternal	RSE	ETB"H"			VCOR selection
		1	VCOR: I	External	"L"				
6	-	0							
5	VCR	0	VCRS1	VCRS0		RSET0	1	2	Internal VCOR value setting
	S1	1	0	0	5.6K	1	1	0	Large resistance \rightarrow low gain
4	VCR	0	0	1	6.6K	1	0	0	
	S0	1	- 1	0 1	7.6K 4.6K	0 1	0 1	0 1	
3	CPI	0	The follo	wing set				•	CP current value setting 2
	X2	1	The follo	wing set	current	< 3			
2	-	0							
1	CPI	0	CPIS1	CPIS0		CPIS0	1	2	CP current value setting 1
	S1	1	0	0	40μΑ	0	0	0	
0	CPI	0	0	1	44μΑ		0	0	
	S0	1	1	0	52μΑ		1	0	
		l '	1	1	60µA	0	0	1	

Notes

79 COMMAND712 (PLL setting command 7)

-

0

(1) First by	(1) First byte								
DA0 44 7	Degister								
DA0 to 7	Register	State	Function						
7	-	1	Command 7 identification code						
6	-	1	Display character data write setting						
5	-	1							
4	-	1							
3	-	0	Sub-identifier code 0110						
2	-	1							
1	-	1							

(2) Second byte

0

DA0 to 7	Desister		Content	Notes
DAU 10 7	Register	State	Function	NOLES
7	-	0		
6	STYB	0	Normal operation: STYB"H"	CP, VCO standby setting
	CP	1	CP, VCO standby: PD0 = "Z"	
5	RESETBCP	0	Normal operation: RESETB"H"	PD reset setting
		1	PD reset: PD0 = "Z"	
4	SCP1	0	CP enable: SCP1"H"	CP control
	CP	1	CP disable	
3	DIV	0	Normal operation: DIVENB"H"	Frequency divider control
	ENB	1	Frequency divider reset	
2	GAIN	0	GAIN Fmin Fmax Gain[MHz]	VCO adjustment
	2	1	2 1 0	
1	GAIN	0	0 0 0 7 40 20/V	
	1	1	0 0 1 7 -20% -22.5% 0 1 0 -20% 40 +2.5%	
0	GAIN	0	0 1 1 -20% -20% -20%	
	0	1	1 0 0 +20% +10% +8.75%	
			1 0 1 +20% -10% -13.75%	
			1 1 0 7 +10% +11.25%	
			1 1 1 7 -10% +11.25%	

Display Structure

The display screen consists of a 34-character×18-line grid (maximum).

• QVGA mode (16×16 dot characters)

QVGA panel (480×234) 30-character×15-line

• WVGA mode (24×32 dot characters)

WVGA panel (800×480) 33-character×15-line


Up to a maximum of 612 characters can be displayed.

If the character size is increased, the number of characters that can be displayed will decrease to be fewer than 612 characters.

Display memory is addressed by specifying a line address (00 to 17 (hexadecimal) and a character position address (00 to 32 (hexadecimal)).

Display memory is addressed by specifying a line address (00 to 11 (hexadecimal) and a character position address (00 to 21 (hexadecimal)).

Display structure (Display memory address): 34 characters×18 lines (maximum)



Operational Description

1. Command transfer method 1.1 Overview (1) Commands are transferred in 8-bit units, LSB first. Always send a first byte and a second byte (16 bits). (2) COMMAND10 (Main screen 1 RAM write) COMMAND11 (Main screen 2 RAM write) COMMAND12 (Subscreen write) COMMNAD6C1 (Color table write) COMMAND701 (Character RAM write) is locked in continuous write mode when a continuous mode is specified (RM2, 1 RM3). (Continuous mode is cleared by setting the CS pin high.) 1.2 Writing Data to VRAM (1) Write start address specification Write start address is set using: COMMAND00, COMMAND01 (Main screen 1) COMMAND02, COMMAND03 (Main screen 2) (Subscreen) COMMAND04 V4 to V0: Vertical direction; H5 to H0: Horizontal direction (2) Data write Continuous write mode differs depending on the write mode specification. (RM1, RM2) 1. Normal (RM2 = 0, RM1 = 0: initial state) *Continuous mode not used* -- COM10-1 10-2-1 10-2-2 10-2-3 10-2-4 10-2-5 command wait state --2. Write continuous (RM2 = 0, RM1 = 1): Mode 2 COM10-1 10-2-1 10-2-2 10-2-3 10-2-4 10-2-5 -3. Write continuous (RM2 = 1, RM1 = 0): Mode 3 COM10-1 10-2-1 10-2-2 10-2-3 10-2-4 10-2-5 10-2-3 10-2-4 10-2-5 -4. Write continuous (RM2 = 1, RM1 = 1): Mode 4 COM10-1 10-2-1 10-2-2 10-2-3 10-2-4 10-2-5 10-2-2 10-2-3 10-2-4 10-2-5 -

*: In modes 2, 3, and 4, the IC remains locked in continuous write mode until the $\overline{\text{CS}}$ pin is set high.

• The write address is automatically incremented.


• The write address is retained unless the IC is reset or a new write address is issued.

1.3 Color Table write

(1) Write start address specification

Use command 6C0 to set the color table write start address.

CTN1 to CTN0: Color table specification (No.1 to No.4), CTA3 to CTA0: Address specification



(2) Data write

Continuous write mode differs depending on the write mode specification. (RM3) 1. Normal (RM3 = 0: initial state) *Continuous mode not used*

---COM6C1-1 6C1-2-1 6C1-2-2 command wait state ---

```
2. Write continuous (RM3 = 1) mode
COM6C1-1 6C1-2-1 6C1-2-2
```

*: In mode 2, the IC remains locked in continuous write mode until the \overline{CS} pin is set high.

- The write address is automatically incremented.
- The write address is retained unless the IC is reset or a new write address is issued.

1.4 Character RAM write

(1) Write start address specification

Use COMMAND700 to specify the character RAM write start address.


FAD1to FAD0: Character RAM address P-No specification

QVGA: 0 to 3, hexadecimal, (4 characters)

WVGA: 1 character only 0 to 3 (hexadecimal) P1 to P4

FVA3 to FVA0: Character RAM V dot address specificatrion 0 to F (hexadecimal)

FRN1 to FRN0: ROM No. specification 0 to 3 (hexadecimal) No.1 to No.4



(2) Data write

Continuous write mode differs depending on the write mode specification. (RM3) 1. Normal (RM3 = 0: initial state) *Continuous mode not used* ---COM701-1 701-2-1 701-2-2 command wait state ---

2. Write continuous (RM3 = 1) mode COM701-1 701-2-1 701-2-2

*: In mode 2, the IC remains locked in continuous write mode until the $\overline{\text{CS}}$ pin is set high.

- The write address is automatically incremented.
- The write address is retained unless the IC is reset or a new write address is issued.

2. Display format

- 2.1 Color Specification Related Items
 - (1) When a character is specified


Specify color with the character color (character area) and character background color (outside the character area)

Character color: 1 of 16 colors

Character background color: 1 of 16 colors

Color tables: Table No. 1 to No. 4 specified by CT1 to CT0. (COM10-2-3: VRAM) 1 of 64 types


Character color Specified by CC0 to CC3: 1of 16 colors (COM10-2-2: VRAM) Character background color Specified by CB0 to CB3: 1 of 16 colors (COM10-2-2: VRAM)



(2) When a graphic 1 is specified

Specify color is in dot units (16×16) 1 of 16 colors (FROM) Color tables: Table No. 1 to No. 4 specified by CT1 to CT0. (COM10-2-3: VRAM) 1 of 64 types

Specified by FROM: 1 of 16 types




(3) When a graphic 2 is specified Specify color is in dot units (16×16) 1 of 16 colors (FROM) Color tables: Table No. 1 to No. 4 specified by CT1 to CT0. (COM10-2-3: VRAM) 1 of 64 types

The CTB address display color shown with CB3 to CB0 is changed to the CTB address display color shown with CC3 to CC0.

One color in the graphic character display can be changed by setting CB and CC.

Specified by FROM: 1 of 16 types




(4) When a graphic 3 is specified Specify color is in dot units (16×16)
1 of 16 colors (FROM)
Color tables: Table No. 1 to No. 4 specified by CT1 to CT0. (COM10-2-3: VRAM)
1 of 64 types


CTB No. in the address shown with CB3 to CB0 is changed to CTB No. shown with CC1 to CC0 and display it.

CTB No. of one color in the graphic character display can be changed by setting CB and CC.

Specified by FROM: 1 of 16 types





- 2.2 Display Control Related Items
 - (1) Blinking: In character units
 - 1. Normal at1 = 0 (COM10-2-1: VRAM)




- 2. Blinking at1 = 1 Display alternates between normal and transparent with the blinking period. (COM21-2: BK1, BK0)
- (2) Border display: Only valid for font specified characters
 - Border color: 1 of 16 colors (COM60-2 EGC3 to EGC0) Color table specification (COM60-2 EGCT1 to EGCT0) → 1 of 64 types specified in line units
 - 2. Border mode control (COM60-2 BLK1, BLK0) specified in line units









iii. Shadow 2: lower + right



(3) Character size: Specified in line units The character size is specified as 1x to 4x independently for the vertical and horizontal directions. (COM40-2)



2.4 Line spacing control (Command 58-2: GY3, GY2, GY1, GY0)




• Line spacing display control COM58-2: GS1, GS0


Character

- (1) Transparent
- (2) Transparent ±1(character background color)
- (3) Character background color
- (4) Transparent (Border enabled)
- Graphic Transparent Transparent ±1(CB specified color) CB setting color Transparent

- Basic line spacing unit GYBCK "0": 1V "1": It depends on the character size.
- Box display (COM59-2) Character display range




Box display




Inside the character

BXC1 = "0"

BXC2 = "0"



Outside the character 1 (Valid only when line spacing is set.)



Outside the character 2 (Valid only when line spacing is set.) BXC1 = "1" BXC2 = "1" BXC3 = "1"


BXC1 = "1"
BXC2 = "1"
BXC3 = "0"

2.5 Screen Structure


Screen background color	
Wallpaper display screen Main screen 2 16×16 dot characters 30-character×15-line QVGA panel Main screen 1 16×16 dot characters 30-character×15-line	

- For each screen: Display on/off (transparent) can be specified independently.
- For each screen: The display start position can be specified independently.
- The wallpaper display screen and the main screen require xxxx clocks before the horizontal start position is reached.

- Display Format 1) QVGA



2) WVGA



- ROM structure
 - (1) No internal ROM
 - (2) Internal character RAM QVGA: 4 characters, WVGA: 1 character
 - 1) Character font
 - QVGA: 16×16-dot structure
 - WVGA: 24×32-dot structure
 - 2) Graphics
 - QVGA: 16×16-dot structure
 - WVGA: 24×32-dot structure


(3) External ROM (($WGA \cdot 163$	8/1 characte	rs WVGA·	4096 char	acters)			
(3) External ROM (QVGA: 16384 characters, WVGA: 4096 characters) ×16 types, 16M								
1) Conditions								
• QVGA mode	,							
Access time =		ck frequenc	y or shorter	•				
Example: D		-	•		er			
• WVGA mode								
1) Access time	$e = 3 \times dot c$	lock freque	ncy or short	ter, with dis	splay limitations			
Example: D		-	-		1 2			
-					splay limitations			
	OCLK = 33N	-	•		1 2			
3) Access time	$e = 1 \times dot c$	lock freque	ncy or short	ter				
Example: D	OCLK = 33N	MHz = 30ns	$s \times 1 = 30 \text{ns}$	or shorter				
-								
2) ROM map								
• QVGA								
 Address 					• Data			
A19 to A0					D15 to D0			
					Used			
	A1 to A0							
	00	01	10	11	Color information			
	16 dots							
A5 to A2								
A3 10 A2								
16 dots	N1	N2	N3	N4				
	L			ļ				

A19 to A6 (14 bits) = 16384 characters = character codes

- WVGA
 - Address
 - A19 to A0

• Data

D15 to D12, D11 to D0 Unused Used



On each of P1 to P4

	A1 to A0				
	00	01	10	11	Color information
	12 dots				
A7 to A4					
16 dots	N1	N2	N3	N4	

A19 to A8 (12 bits) = 4096 characters = character codes

3) Display appearance

• QVGA: 1 character = 16×16 dots Character N1 or N2 or N3 or N4, VRAM selectable Graphic N1+N2+N3+N4

 Character
 Graphic

 16
 16


 N1 or N2 or N3 or N4
 16


 16
 16


• WVGA: 1 character = 24×32 dots Character P1+P2+P3+P4 (12×16×4) N1 or N2 or N3 or N4, VRAM selectable Graphic P1+P2+P3+P4 (12×16×4) N1+N2+N3+N4

Character

Graphic







- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2007. Specifications and information herein are subject to change without notice.