

## CY7C1350G

# 4-Mbit (128 K × 36) Pipelined SRAM with NoBL<sup>™</sup> Architecture

### Features

- Pin compatible and functionally equivalent to ZBT<sup>™</sup> devices
- Internally self-timed output buffer control to eliminate the need to use OE
- Byte write capability
- 128 K × 36 common I/O architecture
- 3.3 V power supply (V<sub>DD</sub>)
- 2.5 V / 3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
   2.8 ns (for 200-MHz device)
- Clock enable (CEN) pin to suspend operation
- Synchronous self-timed writes
- Asynchronous output enable  $(\overline{OE})$
- Available in Pb-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package
- Burst capability linear or interleaved burst order
- "ZZ" sleep mode option


### **Functional Description**

The CY7C1350G is a 3.3 V, 128 K × 36 synchronous-pipelined burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1350G is equipped with the advanced No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of the SRAM, especially in systems that require frequent write/read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edg<u>e of</u> the clock. The clock input is qualified by the clock enable (CEN) signal, which, when deasserted, suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 2.8 ns (200-MHz device).

<u>Write</u> operations are controlled by the four byte write select  $(\overline{BW}_{[A:D]})$  and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous chip enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tristate control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



**Cypress Semiconductor Corporation** Document Number: 38-05524 Rev. \*L 198 Champion Court

• San Jose, CA 95134-1709 • 408-943-2600 Revised September 24, 2012

## Logic Block Diagram



# CY7C1350G

## Contents

Selection Guide	3
Pin Configurations	3
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Burst Read Accesses	
Single Write Accesses	6
Burst Write Accesses	6
Sleep Mode	6
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Partial Truth Table for Read/Write	9
Maximum Ratings	
Operating Range	
Electrical Characteristics	


Capacitance	11
Thermal Resistance	11
AC Test Loads and Waveforms	11
Switching Characteristics	12
Switching Waveforms	13
Ordering Information	
Ordering Code Definitions	
Package Diagrams	16
Acronyms	
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	
PSoC Solutions	21



## **Selection Guide**

Description	200 MHz	133 MHz	Unit
Maximum access time	2.8	4.0	ns
Maximum operating current	265	225	mA
Maximum CMOS standby current	40	40	mA

## **Pin Configurations**





## Pin Configurations (continued)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	NC/18M	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	$\overline{CE}_3$	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	А	NC
D	DQ <sub>C</sub>	DQP <sub>C</sub>	$V_{SS}$	NC	V <sub>SS</sub>	DQPB	DQB
E	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	DQB	DQB
F	V <sub>DDQ</sub>	$DQ_C$	$V_{SS}$	OE	V <sub>SS</sub>	DQB	V <sub>DDQ</sub>
G	DQ <sub>C</sub>	DQ <sub>C</sub>	BW <sub>C</sub>	NC/9M	BWB	DQ <sub>B</sub>	DQB
Н	DQ <sub>C</sub>	DQ <sub>C</sub>	$V_{SS}$	WE	V <sub>SS</sub>	DQ <sub>B</sub>	DQB
J	V <sub>DDQ</sub>	V <sub>DD</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{DD}$	V <sub>DDQ</sub>
К	DQD	$DQ_D$	$V_{SS}$	CLK	V <sub>SS</sub>	DQ <sub>A</sub>	DQA
L	DQD	$DQ_D$	BWD	NC	BWA	DQA	DQA
М	V <sub>DDQ</sub>	$DQ_D$	$V_{SS}$	CEN	V <sub>SS</sub>	DQ <sub>A</sub>	V <sub>DDQ</sub>
Ν	DQD	$DQ_D$	$V_{SS}$	A1	V <sub>SS</sub>	DQ <sub>A</sub>	DQA
Р	DQD	DQPD	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQP <sub>A</sub>	DQ <sub>A</sub>
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	А	NC/288M
Т	NC	NC/72M	А	Α	А	NC/36M	ZZ
U	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>

## Figure 2. 119-Ball BGA (14 × 22 × 2.4 mm) pinout



## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW <sub>[A:D]</sub>	Input- synchronous	Byte write inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- synchronous	Write enable input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- synchronous	Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-clock	<b>Clock input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{CEN}$ . CLK is only recognized if $\overline{CEN}$ is active LOW.
CE <sub>1</sub>	Input- synchronous	Chip_enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device.
CE <sub>2</sub>	Input- synchronous	<b>Chip_enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>3</sub>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- asynchronous	<b>Output enable, asynchronous input, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- synchronous	Clock enable input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- asynchronous	<b>ZZ "sleep" input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the address during the clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_s$ and $DQP_X$ are placed in a tristate condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:D]</sub>	I/O- synchronous	<b>Bidirectional data parity I/O lines</b> . <u>Functionally</u> , these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:D]}$ is controlled by $\overline{BW}_{[A:D]}$ correspondingly.
MODE	Input strap pin	<b>Mode input. Selects the burst order of the device</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device.
NC	-	<b>No Connects</b> . Not internally connected to the die. 9M, 18M, 36M, 72M, 144M and 288M are address expansion pins in this device and will be used as address pins in their respective densities.



## **Functional Overview**

The CY7C1350G is a synchronous-pipelined burst SRAM designed specifically to eliminate wait states during write/read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.8 ns (200-MHz device).

<u>Accesses can be initiated by asserting all three chip enables</u> ( $\overline{CE}_1$ ,  $C\underline{E}_2$ ,  $\overline{CE}_3$ ) active at the rising edge of the clock. If clock enable ( $\overline{CEN}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable (WE). BW<sub>[A:D]</sub> can be used to conduct byte write operations.

Write operations are qualified by the write enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip en<u>ables</u> ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) simplify depth expansion. <u>All</u> operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CEN}$  is asserted LOW, (2)  $\overline{CE}_1$ , CE<sub>2</sub>, and  $CE_3$  are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus, provided OE is active LOW. After the first clock of the read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (read/write/deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tristate following the next clock rise.

#### **Burst Read Accesses**

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of

a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_{1}$ ,  $CE_{2}$ , and  $CE_{3}$  are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address inputs is loaded into the address register. The write signals are latched into the control logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQs and DQP<sub>[A:D]</sub>. In addition, the address for the subsequent access (read/write/deselect) is latched into the address register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQs and  $DQP_{[A:D]}$  (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

<u>The</u> data written during the write operation is controlled by  $BW_{[A:D]}$  signals. The CY7C1350G provides byte write capability that is described in the <u>Write</u> Cycle Description table. Asserting the write enable input (WE) with the selected byte write select  $(BW_{[A:D]})$  input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.

Because the CY7C1350G is a common I/O device, data should not be driven into the device while the outputs are active. The output enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQs and DQP<sub>[A:D]</sub> inputs. Doing so will tristate the output drivers. As a safety precaution, DQs and DQP<sub>[A:D]</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1350G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct  $BW_{[A:D]}$  inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.



### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>≤</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to snooze current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit snooze current	This parameter is sampled	0	_	ns



## **Truth Table**

The Truth Table for part CY7C1350G is as follows. <sup>[1, 2, 3, 4, 5, 6, 7]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	BW <sub>x</sub>	OE	CEN	CLK	DQ
Deselect cycle	None	н	L	L	Х	Х	Х	L	L–H	Tristate
Continue deselect cycle	None	Х	L	Н	Х	Х	Х	L	L–H	Tristate
Read cycle (begin burst)	External	L	L	L	н	Х	L	L	L–H	Data out (Q)
Read cycle (continue burst)	Next	Х	L	Н	Х	Х	L	L	L–H	Data out (Q)
NOP/dummy read (begin burst)	External	L	L	L	н	Х	Н	L	L–H	Tristate
Dummy read (continue burst)	Next	Х	L	Н	Х	Х	Н	L	L–H	Tristate
Write cycle (begin burst)	External	L	L	L	L	L	Х	L	L–H	Data in (D)
Write cycle (continue burst)	Next	Х	L	Н	Х	L	Х	L	L–H	Data in (D)
NOP/WRITE ABORT (begin burst)	None	L	L	L	L	Н	Х	L	L–H	Tristate
WRITE ABORT (continue burst)	Next	Х	L	Н	Х	Н	Х	L	L–H	Tristate
IGNORE CLOCK EDGE (stall)	Current	Х	L	Х	Х	Х	Х	Н	L–H	_
SNOOZE MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

Notes

- Notes

   X = "Don't Care." H = Logic HIGH, L = Logic LOW. CE stands for all chip enables active. BW<sub>X</sub> = L signifies at least one byte write select is active, BW<sub>X</sub> = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
   Write is defined by BW<sub>X</sub>, and WE. See Write Cycle Descriptions table.
   When a write cycle is detected, all DQs are tri-stated, even during byte writes.
   <u>The DQ</u> and DQP pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   CEN = H, inserts wait states.

- <u>Device</u> will power-up deselected and the DQs in a tristate condition, regardless of OE.
   <u>OE</u> is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>[A:D]</sub> = tristate when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:D]</sub> = data when OE is active.



## Partial Truth Table for Read/Write

The Partial Truth Table for read or write for part CY7C1350G is as follows. <sup>[8, 9, 10]</sup>

Function	WE	BWD	BWc	BWB	BWA
Read	н	Х	Х	Х	Х
Write – no bytes written	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	Н	L	Н
Write bytes A, B	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	L	Н	Н
Write bytes C, A	L	Н	L	Н	L
Write bytes C, B	L	Н	L	L	Н
Write bytes C, B, A	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	L	Н	Н	Н
Write bytes D, A	L	L	Н	Н	L
Write bytes D, B	L	L	Н	L	Н
Write bytes D, B, A	L	L	Н	L	L
Write bytes D, C	L	L	L	Н	Н
Write bytes D, C, A	L	L	L	Н	L
Write bytes D, C, B	L	L	L	L	Н
Write all bytes	L	L	L	L	L

<sup>Notes
8. X ="Don't Care." H = Logic HIGH, L = Logic LOW. CE stands for all chip enables active. BW<sub>X</sub> = L signifies at least one byte write select is active, BW<sub>X</sub> = valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
9. Write is defined by BW<sub>X</sub>, and WE. See Write Cycle Descriptions table.
10. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done on which byte write is active.</sup> 



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND –0.5 V to +4.6 V
Supply voltage on $V_{DDQ}$ relative to GND–0.5 V to +V_{DD}
DC voltage applied to outputs in tristate

DC input voltage	–0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3V-5%/	2.5 V – 5%
Industrial	–40 °C to +85 °C	+ 10%	to V <sub>DD</sub>

## **Electrical Characteristics**

Over the Operating Range

Parameter [11, 12]	Description	Test Conditions		Min	Max	Unit
V <sub>DD</sub>	Power supply voltage			3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage			2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> =1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage [11]	V <sub>DDQ</sub> = 3.3 V		2.0	V <sub>DD</sub> + 0.3 V	V
		V <sub>DDQ</sub> = 2.5 V		1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage [11]	V <sub>DDQ</sub> = 3.3 V		-0.3	0.8	V
		V <sub>DDQ</sub> = 2.5 V		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ,}$ output disable	d	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max., $I_{OUT}$ = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5-ns cycle, 200 MHz	-	265	mA
			7.5-ns cycle, 133 MHz	-	225	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5-ns cycle, 200 MHz	-	110	mA
		$f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	90	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$V_{DD}$ = Max, device deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = 0	All speeds	_	40	mA

Notes

11. Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 12.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Electrical Characteristics (continued)

#### Over the Operating Range

Parameter [11, 12]	Description	Test Conditions		Min	Max	Unit
		$V_{IN}^{DD} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$	5-ns cycle, 200 MHz	_	95	mA
		$f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz	-	75	mA
		$\label{eq:VDD} \begin{split} V_{DD} &= Max,  device  deselected, \\ V_{IN} \geq V_{IH}   or   V_{IN} \leq V_{IL},  f = 0 \end{split}$	All speeds	_	45	mA

## Capacitance

Parameter <sup>[13]</sup>	Description	Test Conditions	100-pin TQFP Max	119-ball BGA Max	Unit
C <sub>IN</sub>		T <sub>A</sub> = 25 °C, f = 1 MHz,	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 3.3 V	5	5	pF
C <sub>I/O</sub>	Input/Output capacitance		5	7	pF

## Thermal Resistance

Parameter <sup>[13]</sup>	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	Unit
$\Theta_{JA}$	0	Test conditions follow standard test methods and procedures for measuring		34.1	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	6.85	14.0	°C/W

## AC Test Loads and Waveforms

3.3 V I/O Test Load

#### Figure 3. AC Test Loads and Waveforms

R = 317 Ω 3.3 V OUTPUT ALL INPUT PULSES V<sub>DDQ</sub> OUTPUT 90%  $Z_0 = 50 \ \Omega$ 90% R<sub>L</sub> = 50 Ω 10% 109 GND 5 pF R = 351 Ω 1 ns 1 ns  $\leq$ V<sub>T</sub> = 1.5 V INCLUDING JIG AND SCOPE (c) (a) (b) 2.5 V I/O Test Load R = 1667 Ω 2.5 V OUTPUT • ALL INPUT PULSES V<sub>DDQ</sub> 90% Z<sub>0</sub> = 50 Ω 90%  $R_L$  = 50  $\Omega$ 10% 10% GND 5 pF R =1538 Ω < 1 ns < 1 ns 1.25 V V- = INCLUDING JIG AND SCOPE (C) (a) (b)

#### Note

13. Tested initially and after any design or process changes that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	-2	:00	-1	33	Unit
Parameter	Description	Min	Max	Min	Мах	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[16]</sup>	1	-	1	-	ms
Clock		L				
t <sub>CYC</sub>	Clock cycle time	5.0	-	7.5	-	ns
t <sub>CH</sub>	Clock HIGH	2.0	-	3.0	-	ns
t <sub>CL</sub>	Clock LOW	2.0	-	3.0	-	ns
Output Times		L				
t <sub>CO</sub>	Data output valid after CLK rise	-	2.8	-	4.0	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	-	1.5	-	ns
t <sub>CLZ</sub>	Clock to low Z <sup>[17, 18, 19]</sup>	0	-	0	-	ns
t <sub>CHZ</sub>	Clock to high Z <sup>[17, 18, 19]</sup>	_	2.8	-	4.0	ns
t <sub>OEV</sub>	OE LOW to output valid	_	2.8	-	4.0	ns
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[17, 18, 19]</sup>	0	-	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[17, 18, 19]</sup>	_	2.8	-	4.0	ns
Setup Times		L				
t <sub>AS</sub>	Address setup before CLK rise	1.2	-	1.5	-	ns
t <sub>ALS</sub>	ADV/LD setup before CLK rise	1.2	-	1.5	-	ns
t <sub>WES</sub>	GW, BW <sub>X</sub> setup before CLK rise	1.2	-	1.5	-	ns
t <sub>CENS</sub>	CEN setup before CLK rise	1.2	-	1.5	-	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.2	-	1.5	-	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.2	-	1.5	-	ns
Hold Times		L				
t <sub>AH</sub>	Address hold after CLK rise	0.5	-	0.5	-	ns
t <sub>ALH</sub>	ADV/LD hold after CLK rise	0.5	-	0.5	-	ns
t <sub>WEH</sub>	/EH GW, BW <sub>X</sub> hold after CLK rise		-	0.5	-	ns
t <sub>CENH</sub>	NH CEN hold after CLK rise		-	0.5	-	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	-	0.5	-	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	0.5	_	ns

Notes

14. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
15. Test conditions shown in (a) of Figure 3 on page 11 unless otherwise noted.

16. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a Read or Write operation can be initiated.
17. the there to be a specified with AC test conditions shown in part (b) of Figure 3 on page 11. Transition is measured ±200 mV from steady-state voltage. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 11. Transition is measured ±200 mV from steady-state voltage.
 At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tristate prior to low Z under the same system conditions.
 This exprements in complete and earl and to 400% to test and the same system conditions.

19. This parameter is sampled and not 100% tested.



## **Switching Waveforms**




Figure 4. Read/Write Timing <sup>[20, 21, 22]</sup>

Notes


20. For this waveform ZZ is tied LOW.

21. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

22. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



### Switching Waveforms (continued)



#### Notes

23. For this waveform ZZ is tied LOW.

- 24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle.
- 26. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.

27. DQs are in high Z when exiting ZZ sleep mode.






## **Ordering Information**

The following table contains only the list of parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1350G-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1350G-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial
	CY7C1350G-133BGXC	51-85115	119-ball BGA (14 × 22 × 2.4 mm) Pb-free	Commercial
200	CY7C1350G-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1350G-200AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial


### **Ordering Code Definitions**






## **Package Diagrams**







1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH

MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 \*D





## **Package Diagrams**

YPRESS

RFORM

Figure 8. 119-ball BGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE:

Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 \*D





## Acronyms

Acronym	Description
BGA	ball grid array
CE	chip enable
CEN	clock enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
I/O	input/output
JEDEC	joint electron devices engineering council
NoBL	No Bus Latency
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	transistor-transistor logic
WE	write enable

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nm	nanometer
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	224380	See ECN	RKF	New data sheet.
*A	276690	See ECN	VBL	Updated Ordering Information (Changed TQFP package to Pb-free TQFP package, added comment of BGA Pb-free package availability below the table).
*B	332895	See ECN	SYT	Changed status from Preliminary to Final. Updated Features (Removed 225 MHz and 100 MHz frequencies related information). Updated Selection Guide (Removed 225 MHz and 100 MHz frequencies related information). Updated Pin Configurations (Modified Address Expansion balls in the pinout for 119-ball BGA Package as per JEDEC standards). Updated Electrical Characteristics (Updated test conditions for V <sub>OL</sub> and V <sub>OL</sub> parameters, removed 225 MHz and 100 MHz frequencies related information Updated Thermal Resistance (Replaced TBD's for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values). Updated Switching Characteristics (Removed 225 MHz and 100 MHz frequencies related information). Updated Ordering Information (By removing Shaded Parts, changed the package name for 100-pin TQFP from A100RA to A101, removed comment on the availability of BGA Pb-free package).
*C	351194	See ECN	PCI	Updated Ordering Information (Updated part numbers).
*D	419264	See ECN	RXU	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Updated Note 12 (Changed test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$ ), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE"). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagrams.
*E	419705	See ECN	RXU	Updated Features (Added 100 MHz frequency related information). Updated Selection Guide (Added 100 MHz frequency related information). Updated Electrical Characteristics (Added 100 MHz frequency related information). Updated Switching Characteristics (Added 100 MHz frequency related information).
*F	480368	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND). Updated Ordering Information (Updated part numbers).
*G	2896584	03/20/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagrams.
*H	3053085	10/08/2010	NJY	Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*	3211361	03/31/2011	CS	Updated Ordering Information (Added CY7C1350G-133BGXC part number)
*J	3353361	08/24/2011	PRIT	Updated Functional Description (Updated Note as "For best practices recommendations, refer to SRAM System Design Guidelines." and referred the note in same place in this section). Updated Package Diagrams.



## Document History Page (continued)

	Document Title: CY7C1350G, 4-Mbit (128 K × 36) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05524					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
*К	3590312	05/10/2012	NJY / PRIT	Updated Features (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Functional Description (Removed the Note "For best practices recommendations, refer to SRAM System Design Guidelines."). Updated Selection Guide (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Functional Overview (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Functional Overview (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Electrical Characteristics (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information). Updated Switching Characteristics (Removed 250 MHz, 166 MHz and 100 MHz frequencies related information).		
*L	3753416	09/24/2012	PRIT	Updated Package Diagrams (spec 51-85115 (Changed revision from *C to *D)).		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05524 Rev. \*L

#### Revised September 24, 2012

Page 21 of 21

ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.