## DATA SHEET

## TDA8007B

Double multiprotocol IC card interface

| CONTENTS | 15 |  |
| :--- | :--- | :--- |
| 1 | FEATURES | 16 |
| 2 | APPLICATIONS | 16.1 |
| 3 | GENERAL DESCRIPTION | 16.2 |
| 4 | QUICK REFERENCE DATA | 16.3 |
| 5 | ORDERING INFORMATION | 16.4 |
| 6 | BLOCK DIAGRAM | 16.5 |
| 7 | PINNING | 17 |
| 8 | FUNCTIONAL DESCRIPTION | 18 |
| 8.1 | Interface control | 19 |
| 8.1 .1 | Multiplexed configuration |  |
| 8.1 .2 | Non-multiplexed configuration |  |
| 8.2 | Control registers |  |
| 8.2 .1 | General registers |  |
| 8.2 .2 | ISO UART registers |  |
| 8.2 .3 | Card registers |  |
| 8.2 .4 | Register summary |  |
| 8.3 | Supplies and voltage supervisor |  |
| 8.4 | Step-up converter |  |
| 8.5 | ISO 7816 security |  |
| 8.6 | Activation sequence |  |
| 8.7 | Deactivation sequence |  |
| 9 | LIMITING VALUES |  |
| 10 | HANDLING |  |
| 11 | THERMAL CHARACTERISTICS |  |
| 12 | CHARACTERISTICS |  |
| 13 | TIMING |  |
| 14 | APPLICATION INFORMATION |  |

PACKAGE OUTLINE
SOLDERING
Introduction to soldering surface mount packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for wave and reflow soldering methods
DATA SHEET STATUS
DEFINITIONS
DISCLAIMERS

## 1 FEATURES

- Control and communication through an 8-bit parallel interface, compatible with multiplexed or non-multiplexed memory access
- Specific ISO UART with parallel access input/output for automatic convention processing, variable baud rate through frequency or division ratio programming, error management at character level for $\mathrm{T}=0$ and extra guard time register
- FIFO for 1 to 8 characters in reception mode
- Parity error counter in reception mode and in transmission mode with automatic re-transmission
- Dual $\mathrm{V}_{\mathrm{CC}}$ generation: $5 \mathrm{~V} \pm 5 \%, 65 \mathrm{~mA}$ (max.); $3 \mathrm{~V} \pm 8 \%, 50 \mathrm{~mA}$ (max.) or $1.8 \mathrm{~V} \pm 10 \%, 30 \mathrm{~mA}$ (max.); with controlled rise and fall times
- Dual cards clock generation (up to 10 MHz ), with three times synchronous frequency doubling ( $\mathrm{f}_{\mathrm{XTAL}}$, $1 / 2 \mathrm{f}_{\mathrm{XTAL}}$, $1 / 4 \mathrm{f}_{\mathrm{XTAL}}$ and $1 / 8 \mathrm{f}_{\mathrm{XTAL}}$ )
- Cards clock stop (at HIGH or LOW level) or 1.25 MHz (from internal oscillator) for cards Power-down mode
- Automatic activation and deactivation sequence through an independent sequencer
- Supports the asynchronous protocols $\mathrm{T}=0$ and $\mathrm{T}=1$ in accordance with:
- ISO 7816 and EMV 3.1.1
(TDA8007BHL/C2 and TDA8007BHL/C3)
- ISO 7816 and EMV 2000 (TDA8007BHL/C3)
- Versatile 24-bit time-out counter for Answer To Reset (ATR) and waiting times processing
- Specific Elementary Time Unit (ETU) counter for Block Guard Time (BGT): 22 in $\mathrm{T}=1$ and 16 in $\mathrm{T}=0$
- Minimum delay between two characters in reception mode:
- in Protocol T = 0:

12 ETU (TDA8007BHL/C2)
11.8 ETU (TDA8007BHL/C3)

- in Protocol T=1:

11 ETU (TDA8007BHL/C2)
10.8 ETU (TDA8007BHL/C3)

- Supports synchronous cards
- Current limitations in the event of short-circuit (pins I/O1, $\mathrm{I} / \mathrm{O} 2, \mathrm{~V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$, RST1 and RST2)
- Special circuitry for killing spikes during power-on/power-off
- Supply supervisor for power-on/power-off reset
- Step-up converter (supply voltage from 2.7 to 6 V ), doubler, tripler or follower according to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{DD}}$
- Additional input/output pin allowing use of the ISO UART for another analog interface (pin I/OAUX)
- Additional interrupt pin allowing detection of level toggling on an external signal (pin INTAUX)
- Fast and efficient swapping between the three cards due to separate buffering of parameters for each card
- Chip select input allowing use of several devices in parallel and memory space paging
- Enhanced ESD protections on card side: 6 kV (min.)
- Software library for easy integration within the application
- Power-down mode for reducing current consumption when no activity.


## 2 APPLICATIONS

- Multiple smart card readers for multiprocessor applications (EMV banking, digital pay TV and access control, etc.).


## 3 GENERAL DESCRIPTION

The TDA8007BHL/C is a cost-effective card interface for dual smart card readers. Controlled through a parallel bus, it meets all requirements of:

$$
\begin{aligned}
& \text { ISO 7816, GSM 11-11 and EMV 3.1.1 } \\
& \text { (TDA8007BHL/C2 and TDA8007BHL/C3) } \\
& \text { ISO 7816, GSM 11-11 and EMV } 2000 \\
& \text { (TDA8007BHL/C3). }
\end{aligned}
$$

It may be interfaced to the ports P0, P1 and P2 of a 80C51 family microcontroller, and be addressed as a memory through MOVX instructions. It may also be addressed on a non-multiplexed 8 -bit data bus, by means of address registers AD0, AD1, AD2 and AD3. The integrated ISO UART and the time-out counters allow easy use even at high baud rates with no real time constraints. Due to its chip select, external input/output and interrupt features, it greatly simplifies the realization of a reader of any number of cards. It gives the cards and the reader a very high level of security, due to its special hardware against ESD, short-circuiting, power failure, etc. The integrated step-up converter allows operation within a supply voltage range of 2.7 to 6 V ; it may be supplied with a voltage higher than the IC's supply.

A software library has been developed that covers all actions required for $\mathrm{T}=0$ and $\mathrm{T}=1$ and synchronous protocols (see application note "AN01054").

## Double multiprotocol IC card interface

## 4 QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | supply voltage |  | 2.7 | - | 6 | V |
| $\mathrm{V}_{\text {DDA }}$ | supply voltage for step-up converter |  | $\mathrm{V}_{\mathrm{DD}}$ | - | 6 | V |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{pd})}$ | supply current in Power-down mode | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; cards inactive; XTAL oscillator stopped | - | - | 350 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; cards active at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; CLK stopped; XTAL oscillator stopped | - | - | 3 | mA |
| I D(sm) | supply current in sleep mode | cards powered at 5 V ; clock stopped | - | - | 5.5 | mA |
| IDD (oper) | supply current in operating mode | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{f}_{\mathrm{XTAL}}=20 \mathrm{MHz} ; \\ \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \\ \mathrm{I}_{\mathrm{CC} 1}+\mathrm{I}_{\mathrm{CC} 2}=80 \mathrm{~mA} \\ \hline \end{array}$ | - | - | 315 | mA |
| $\mathrm{V}_{\mathrm{CC}}$ | card supply output voltage | 5 V card including static loads with 40 nC dynamic loads on 200 nF capacitor | $\begin{aligned} & 4.75 \\ & 4.6 \end{aligned}$ | 5.0 | $\begin{aligned} & 5.25 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  |  | 3 V card including static loads with 24 nC dynamic loads on 200 nF capacitor | $\begin{array}{l\|l} 2.78 \\ 2.75 \end{array}$ | $\left.\right\|_{-} ^{-}$ | $\begin{aligned} & 3.22 \\ & 3.25 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  |  | 1.8 V card including static loads with 12 nC dynamic loads on 200 nF capacitor | $\begin{aligned} & 1.65 \\ & 1.62 \end{aligned}$ | - | $\begin{aligned} & 1.95 \\ & 1.98 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $I_{\text {cc }}$ | card supply output current | 5 V card; operating | - | - | 65 | mA |
|  |  | 3 V card; operating | - | - | 50 | mA |
|  |  | 1.8 V card; operating | - | - | 30 | mA |
|  |  | overload detection | - | 100 | - | mA |
| $\mathrm{I}_{\mathrm{CC} 1}+\mathrm{I}_{\mathrm{CC} 2}$ | sum of both card supply output currents | operating; 5 and 3 V cards | - | - | 80 | mA |
| SR | slew rate on $\mathrm{V}_{\mathrm{CC}}$ (rise and fall) | $\mathrm{C}_{\mathrm{L}(\text { max })}=300 \mathrm{nF}$ | 0.05 | 0.16 | 0.22 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\text {deact }}$ | deactivation cycle duration |  | - | - | 150 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {act }}$ | activation cycle duration |  | - | - | 225 | $\mu \mathrm{S}$ |
| $\mathrm{f}_{\text {XTAL }}$ | crystal frequency |  | 4 | - | 20 | MHz |
| $\mathrm{f}_{\text {ext }}$ | external frequency | applied to pin XTAL1 | 0 | - | 20 | MHz |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## Double multiprotocol IC card interface

## 5 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :---: | :---: | :--- | :--- | :--- |
|  | NAME | DESCRIPTION | VERSION |
| TDA8007BHL/C2 | LQFP48 | plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \mathrm{~mm}$ | SOT313-2 |
| TDA8007BHL/C3 | LQFP48 | plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \mathrm{~mm}$ | SOT313-2 |

## 6 BLOCK DIAGRAM



Fig. 1 Block diagram.

## 7 PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| RSTOUT | 1 | PMOS open-drain output for resetting external devices |
| I/OAUX | 2 | input or output for an I/O line from an auxiliary smart card interface |
| I/O1 | 3 | input or output for the data line to/from card 1 (ISO C7 contact) |
| C81 | 4 | auxiliary I/O for ISO C8 contact (synchronous cards, for instance) for card 1 |
| PRES1 | 5 | card 1 presence contact input (active HIGH) |
| C41 | 6 | auxiliary I/O for ISO C4 contact (synchronous cards, for instance) for card 1 |
| CGND1 | 7 | ground for card 1; must be connected to GND |
| CLK1 | 8 | clock output to card 1 (ISO C3 contact) |
| $\mathrm{V}_{\mathrm{CC} 1}$ | 9 | card 1 supply output voltage (ISO C1 contact) |
| RST1 | 10 | card 1 reset output (ISO C2 contact) |
| I/O2 | 11 | input or output for the data line to/from card 2 (ISO C7 contact) |
| C82 | 12 | auxiliary I/O for ISO C8 contact (synchronous cards, for instance) for card 2 |
| PRES2 | 13 | card 2 presence contact input (active HIGH) |
| C42 | 14 | auxiliary I/O for ISO C4 contact (synchronous cards, for instance) for card 2 |
| CGND2 | 15 | ground for card 2; must be connected to GND |
| CLK2 | 16 | clock output to card 2 (ISO C3 contact) |
| $\mathrm{V}_{\text {CC2 }}$ | 17 | card 2 supply output voltage (ISO C1 contact) |
| RST2 | 18 | card 2 reset output (ISO C2 contact) |
| GND | 19 | ground |
| VUP | 20 | connection for the step-up converter capacitor; connect a low ESR capacitor of 220 nF to AGND |
| SAP | 21 | contact 1 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SAP and SAM |
| SBP | 22 | contact 3 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SBP and SBM |
| $\mathrm{V}_{\text {DDA }}$ | 23 | positive analog supply voltage for the step-up converter; may be higher than $V_{D D}$; decouple with a good quality capacitor to GND |
| SBM | 24 | contact 4 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SBP and SBM |
| AGND | 25 | analog ground for the step-up converter |
| SAM | 26 | contact 2 for the step-up converter; connect a low ESR capacitor of 220 nF between pins SAP and SAM |
| $\mathrm{V}_{\mathrm{DD}}$ | 27 | positive supply voltage; decouple with a good quality capacitor to GND |
| D0 | 28 | input/output of data 0 or address 0 |
| D1 | 29 | input/output of data 1 or address 1 |
| D2 | 30 | input/output of data 2 or address 2 |
| D3 | 31 | input/output of data 3 or address 3 |
| D4 | 32 | input/output of data 4 or address 4 |
| D5 | 33 | input/output of data 5 or address 5 |
| D6 | 34 | input/output of data 6 or address 6 |
| D7 | 35 | input/output of data 7 or address 7 |


| SYMBOL | PIN |  |
| :--- | :---: | :--- |
| $\overline{R D}$ | 36 | read selection input; read or write in non-multiplexed configuration (active LOW) |
| $\overline{\text { WR }}$ | 37 | write selection input; enable in case of non-multiplexed configuration (active LOW) |
| $\overline{\mathrm{CS}}$ | 38 | chip select input (active LOW) |
| ALE | 39 | address latch enable input in case of multiplexed configuration; connect to $V_{\text {DD }}$ in <br> non-multiplexed configuration |
| $\overline{\text { INT }}$ | 40 | NMOS interrupt output (active LOW) |
| INTAUX | 41 | auxiliary interrupt input |
| AD3 | 42 | register selection address 3 input |
| AD2 | 43 | register selection address 2 input |
| AD1 | 44 | register selection address 1 input |
| AD0 | 45 | register selection address 0 input |
| XTAL2 | 46 | connection for an external crystal |
| XTAL1 | 47 | connection for an external crystal or input for an external clock signal |
| DELAY | 48 | connection for an external delay capacitor |



Fig. 2 Pin configuration.

## 8 FUNCTIONAL DESCRIPTION

Throughout this specification, it is assumed that the reader is aware of "ISO 7816 norm" terminology.

### 8.1 Interface control

The TDA8007BHL/C can be controlled via an 8-bit parallel bus (bits D0 to D7).

### 8.1.1 MULTIPLEXED CONFIGURATION

If a microcontroller with a multiplexed address and data bus (such as the 80C51) is used, then pins D0 to D7 may be directly connected to ports P0 to P7.

Automatic switching to the multiplexed bus configuration (see Fig.3) occurs:

- In TDA8007BHL/C2; if a rising edge is detected on signal ALE and $\overline{C S}$ is LOW
- In TDA8007BHL/C3; if a rising edge is detected on signal ALE.
In this event, pins AD0 to AD3 play no role and may be tied to $V_{D D}$ or ground.

When signal $\overline{C S}=$ LOW (see Fig.4), the demultiplexing of address and data is performed internally using signal ALE, a LOW pulse on pin $\overline{\mathrm{RD}}$ allows the selected register to be
read, a LOW pulse on pin $\overline{W R}$ allows the selected register to be written to.

Using a 80C51 microcontroller, the TDA8007BHL/C is simply controlled with MOVX instructions.

### 8.1.2 NON-MULTIPLEXED CONFIGURATION

If pin ALE is tied to $V_{D D}$ or ground, the TDA8007BHL/C will be in the non-multiplexed configuration. In this case, the address bits are determined by means of pins AD0 to AD3; the read or write control signal is on pin $\overline{R D}$ and a data write or read active LOW enable signal is on pin $\overline{W R}$.
In non-multiplexed bus configuration, signals $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ play the same role.
In read operations (see Fig.5) with signal $\overline{R D}=$ HIGH, the data corresponding to the chosen address is available on the bus when both signals $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are LOW.
In write operations (see Figs. 6 and 7) with signal $\overline{\mathrm{RD}}=\mathrm{LOW}$, the data present on the bus is written when signals $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are LOW.

In both configurations, the TDA8007BHL/C is selected only when signal $\overline{C S}=$ LOW. Signal INT is an active LOW interrupt signal.


Fig. 3 Multiplexed bus recognition.


Fig. 4 Control with multiplexed bus (read and write).



Fig. 6 Control with non-multiplexed bus (write release with signal $\overline{\mathrm{CS}}$ ).


### 8.2 Control registers

The TDA8007BHL/C has two complete analog interfaces which can drive cards 1 and 2 . The data to and from these two cards shares the same ISO UART. The data to and from a third card (card 3), externally interfaced (with a TDA8020 or TDA8004 for example), may also share the same ISO UART.

Cards 1, 2 and 3 have dedicated registers for setting the parameters of the ISO UART (see Fig.8):

- Programmable Divider Register (PDR)
- Guard Time Register (GTR)
- UART Configuration Register 1 (UCR1)
- UART Configuration Register 2 (UCR2)
- Clock Configuration Register (CCR).

Cards 1 and 2 also have dedicated registers for controlling their power and clock configuration. The Power Control Register (PCR) for card 3 is controlled externally. Register PCR is also used for writing or reading on the auxiliary card contacts C 4 and C8.

Card 1, 2 or 3 can be selected via the Card Select Register (CSR). When one card is selected, the corresponding parameters are used by the ISO UART. Register CSR also contains one bit for resetting the ISO UART (bit $\overline{\text { RIU }}=0$ ). This bit is reset after power-on and must be set to logic 1 before starting with any one of the cards. It may be reset by software when necessary.
When the specific parameters of the cards have been programmed, the UART may be used with the following registers:

- UART Receive Register (URR)
- UART Transmit Register (UTR)
- UART Status Register (USR)
- Mixed Status Register (MSR).

In reception mode, a FIFO of 1 to 8 characters may be used and is configured with the FIFO Control Register (FCR). This register is also used for the automatic re-transmission of Not AcKnowledged (NAK) characters in transmission mode.

The Hardware Status Register (HSR) gives the status of the supply voltage, of the hardware protections and of the card movements.

Registers HSR and USR give interrupts on pin INT when some of their bits have been changed.

Register MSR does not give interrupts and may be used in the polling mode for some operations; for this use, some of the interrupt sources within the registers USR and HSR may be masked.
A 24-bit time-out counter may be started to give an interrupt after a number of ETU programmed into the Time-Out Registers TOR1, TOR2 and TOR3. This will help the microcontroller in processing different real-time tasks (ATR, WWT, BWT, etc.). This counter is configured with a Time-Out counter Configuration (TOC) register. It may be used as a 24 -bit counter or as a 16-bit plus 8 -bit counter. Each counter can be set to start counting once data has been written, or on detection of a START bit on the I/O, or as auto-reload.

ISO UART

FIFO CONTROL REGISTER
Double multiprotocol IC card interface

| CARD 1 | CARD 2 | CARD 3 |
| :---: | :---: | :---: |
| PROGRAM DIVIDER REGISTER 1 | PROGRAM DIVIDER REGISTER 2 | PROGRAM DIVIDER REGISTER 3 |
| GUARD TIME REGISTER 1 | GUARD TIME REGISTER 2 | GUARD TIME REGISTER 3 |
| UART CONFIGURATION REGISTER 11 | UART CONFIGURATION REGISTER 21 | UART CONFIGURATION REGISTER 31 |
| UART CONFIGURATION REGISTER 12 | UART CONFIGURATION REGISTER 22 | UART CONFIGURATION REGISTER 32 |
| CLOCK CONFIGURATION REGISTER 1 | CLOCK Configuration register 2 | CLOCK CONFIGURATION REGISTER 3 |
| POWER CONTROL REGISTER 1 | POWER CONTROL REGISTER 2 |  |

Fig. 8 Summary of registers.

## Double multiprotocol IC card interface

### 8.2.1 General registers

### 8.2.1.1 Card select register

The Card Select Register (CSR) is used for selecting the card on which the UART will act, and also to reset the ISO UART.

Table 1 Register CSR (address 00H; write and read); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CS7 | CS6 | CS5 | CS4 | $\overline{\text { RIU }}$ | SC3 | SC2 | SC1 |

## Note

1. Register value at reset: all significant bits are cleared after reset, except bits CS7 to CS4 which are set to their default value.

Table 2 Description of CSR bits; note 1

| BIT | SYMBOL |  |
| :---: | :---: | :--- | :--- |
| 7 | CS7 | IC identification. Default value for identifying the IC: |
| 6 | CS6 | $0010=$ TDA8007BHL/C2 |$]$

## Note

1. Bits SC1, SC2 and SC3 must be set one at a time. After reset, no card is selected by default.

### 8.2.1.2 Hardware status register

The Hardware Status Register (HSR) gives the status of the chip after a hardware problem has been detected.
Table 3 Register HSR (address 0FH; read only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HS7 | PRTL2 | PRTL1 | SUPL | PRL2 | PRL1 | INTAUXL | PTL |

## Note

1. Register value at reset: all significant bits are cleared after reset, except bit SUPL which is set within pulse RSTOUT.

## Double multiprotocol IC card interface

Table 4 Description of HSR bits.

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 7 | HS7 | not used |
| 6 | PRTL2 | Protection 2. Bit PRTL2 $=1$ when a fault has been detected on card reader 2. Bit PRTL 2 is the <br> OR-function of the protection on pin $\mathrm{V}_{\mathrm{CC} 2}$ and pin RST2. |
| 5 | PRTL1 | Protection 1. Bit PRTL1 $=1$ when a fault has been detected on card reader 1. Bit PRTL 1 is the <br> OR-function of the protection on pin $\mathrm{V}_{\mathrm{CC} 1}$ and pin RST1. |
| 4 | SUPL | Supervisor Latch. Bit SUPL $=1$ when the supervisor has been activated. |
| 3 | PRL2 | Presence Latch 2. Bit PRL2 = 1 when a level change has occurred on pin PRES2. |
| 2 | PRL1 | Presence Latch 1. Bit PRL1 = 1 when a level change has occurred on pin PRES1. |
| 1 | INTAUXL | Auxiliary interrupt change. Bit INTAUXL = 1 if the level on pin INTAUX has been changed. |
| 0 | PTL | Overheating. Bit PTL = 1 if overheating has occurred. |

When at least one of the bits PRTL2, PRTL1, PRL2, PRL1 or PTL is HIGH, then $\overline{\mathrm{INT}}$ is LOW. The bits having caused the interrupt are cleared when register HSR has been read-out. The same occurs with INTAUXL, if not disabled.
In case of an emergency deactivation (by bits PRTL2, PRTL1, SUPL, PRL2, PRL1 or PTL), bit START (bit 0 in the PCR) is automatically reset by hardware.

At power-on, or after a supply voltage drop-out, bit SUPL is set and pin $\overline{\mathrm{INT}}=$ LOW. Pin INT will return to HIGH level at the end of the alarm pulse RSTOUT (see Fig.13).
Bit SUPL will be reset only after a status register read-out outside the alarm pulse.

A minimum time of $2 \mu \mathrm{~s}$ is needed between two successive read operations of register HSR, as well as between reading of register HSR and activation (write in register PCR).

### 8.2.1.3 Time-out registers

The three Time-Out Registers (TOR1, TOR2 and TOR3) form a programmable 24-bit ETU counter, or two independant counters (one 16 -bit and one 8 -bit). The value to load in registers TOR1, TOR2 and TOR3 is the number of ETU to count. The time-out counters may only be used when a card is active with a running clock.

Table 5 Register TOR1 (address 09H; write only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOL7 | TOL6 | TOL5 | TOL4 | TOL3 | TOL2 | TOL1 | TOL0 |

## Note

1. Register value at reset: all bits are cleared after reset.

Table 6 Register TOR2 (address 0AH; write only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOL15 | TOL14 | TOL13 | TOL12 | TOL11 | TOL10 | TOL9 | TOL8 |

## Note

1. Register value at reset: all bits are cleared after reset.

Table 7 Register TOR3 (address 0BH; write only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOL23 | TOL22 | TOL21 | TOL20 | TOL19 | TOL18 | TOL17 | TOL16 |

## Note

1. Register value at reset: all bits are cleared after reset.

### 8.2.1.4 Time-out configuration register

The Time-Out Configuration (TOC) register is used for setting different configurations of the time-out counter as given in Table 9; all other configurations are undefined.

Table 8 Register TOC (address 08H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOC7 | TOC6 | TOC5 | TOC4 | TOC3 | TOC2 | TOC1 | TOC0 |

## Note

1. Register value at reset: all bits are cleared after reset.

Table 9 CARD REGISTERS

| $\begin{aligned} & \text { TOC } \\ & \text { VALUE } \end{aligned}$ | OPERATING MODE |
| :---: | :---: |
| 00H | All counters are stopped. |
| 05H | Counters 2 and 3 are stopped; counter 1 continues to operate in auto-reload mode. |
| 61H | Counter 1 is stopped, and counters 3 and 2 form a 16 -bit counter. Counting the value stored in registers TOR3 and TOR2 is started after 61H is written in register TOC. An interrupt is given, and bit TO3 is set within register USR when the terminal count is reached. The counter is stopped by writing 00 H in register TOC, and should be stopped before reloading new values in registers TOR2 and TOR3. |
| 65H | Counter 1 is an 8-bit auto-reload counter, and counters 3 and 2 form a 16-bit counter. Counter 1 starts counting the content of register TOR1 on the first START bit (reception or transmission) detected on pin I/O after 65 H is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given, bit TO1 in register USR is set, and the counter automatically restarts the same count until it is stopped. It is not allowed to change the content of register TOR1 during a count. Counters 3 and 2 are wired as a single 16 -bit counter and start counting the value in registers TOR3 and TOR2 when 65 H is written in register TOC. When the counter reaches its terminal count, an interrupt is given and bit TO3 is set within register USR. Both counters are stopped when 00 H is written in register TOC. Counters 3 and 2 shall be stopped by writing 05H in register TOC before reloading new values in registers TOR2 and TOR3. |
| 68H | Counters 3,2 and 1 are wired as a single 24 -bit counter. Counting the value stored in registers TOR3, TOR2 and TOR1 is started after 68 H is written in register TOC. The counter is stopped by writing 00 H in register TOC. It is not allowed to change the content of registers TOR3, TOR2 and TOR1 within a count. |
| 71H | Counter 1 is stopped, and counters 3 and 2 form a 16 -bit counter. Counting the value stored in registers TOR3 and TOR2 and is started on the first START bit detected on pin I/O (reception or transmission) after the value has been written, and then on each subsequent START bit. It is possible to change the content of registers TOR3 and TOR2 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The counter is stopped by writing 00 H in register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero. |
| 75H | Counter 1 is an 8-bit auto-reload counter, and counters 3 and 2 form a 16-bit counter. Counter 1 starts counting the content of register TOR1 on the first START bit (reception or transmission) detected on pin I/O after 75 H is written in register TOC. When counter 1 reaches its terminal count, an interrupt is given, bit TO1 in register USR is set, and the counter automatically restarts the same count until it is stopped. Changing the content of register TOR1 during a count is not allowed. Counting the value stored in registers TOR3 and TOR2 is started on the first START bit detected on pin I/O (reception or transmission) after the value has been written, and then on each subsequent START bit. It is possible to change the content of registers TOR3 and TOR2 during a count; the current count will not be affected and the new count value will be taken into account at the next START bit. The counter is stopped by writing 00 H in register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero. |


| TOC <br> VALUE | OPERATING MODE |
| :---: | :--- |
| 7 CH | Counters 3, 2 and 1 are wired as a single 24-bit counter. Counting the value stored in registers TOR3, <br> TOR2 and TOR1 is started on the first START bit detected on pin I/O (reception or transmission) after the <br> value has been written, and then on each subsequent START bit. It is possible to change the content of <br> registers TOR3, TOR2 and TOR1 during a count; the current count will not be affected and the new count <br> value will be taken into account at the next START bit. The counter is stopped by writing 00H in <br> register TOC. In this configuration, registers TOR3, TOR2 and TOR1 must not be all zero. |
| 85 H | Same as value 05H, except that all the counters will be stopped at the end of the 12th ETU following the first <br> received START bit detected after 85H has been written in register TOC. |
| E5H | Same configuration as value 65H, except that counter 1 will be stopped at the end of the 12th ETU following <br> the first START bit detected after E5H has been written in register TOC. |
| F1H | Same configuration as value 71H, except that the 16-bit counter will be stopped at the end of the 12th ETU <br> following the first START bit detected after F1H has been written in register TOC. |
| F5H | Same configuration as value 75H, except the two counters will be stopped at the end of the 12th ETU <br> following the first START bit detected after F5H has been written in register TOC. |

The time-out counter is very useful for processing the clock counting during ATR, the Work Waiting Time (WWT) or the waiting times defined in protocol $\mathrm{T}=1$. It should be noted that the 200 and $n_{\text {max }}$ clock counter ( $\mathrm{n}_{\text {max }}=384$ for TDA8007BHL/C2; $\mathrm{n}_{\max }=368$ for TDA8007BHL/C3) used during ATR is done by hardware when the start session is set, specific hardware controls the functionality of BGT in $\mathrm{T}=1$ and $\mathrm{T}=0$ protocols and a specific register is available for processing the extra guard time.

Writing to register TOC is not allowed as long as the card is not activated with a running clock.
Before restarting the 16 -bit counter (counters 3 and 2 ) by writing $61 \mathrm{H}, 65 \mathrm{H}, 71 \mathrm{H}, 75 \mathrm{H}, \mathrm{F} 1 \mathrm{H}$ or F 5 H in the TOC; or the 24 -bit counter (counters 3,2 and 1 ) by writing 68 H in the TOC; it is mandatory to stop them by writing 00 H in the TOC.

Detailed examples of how to use these specific timers can be found in application note "ANO1054".

### 8.2.2 ISO UART REGISTERS

### 8.2.2.1 UART transmit register

Table 10 Register UTR (address 0DH; write only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UT7 | UT6 | UT5 | UT4 | UT3 | UT2 | UT1 | UT0 |

## Note

1. Register value at reset: all bits are cleared after reset.

When the microcontroller wants to transmit a character to the selected card, it writes the data in direct convention in the UART Transmit Register (UTR). The transmission:

- Starts at the end of writing (on the rising edge of signal $\overline{W R}$ ) if the previous character has been transmitted and if the extra guard time has expired
- Starts at the end of the extra guard time if this one has not expired
- Does not start if the transmission of the previous character is not completed
- With a synchronous card (bit SAN within register UCR2 is set), only signal D0 is relevant and is copied on pin I/O of the selected card.


### 8.2.2.2 UART receive register

Table 11 Register URR (address 0DH; read only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UR7 | UR6 | UR5 | UR4 | UR3 | UR2 | UR1 | UR0 |

## Note

1. Register value at reset: all bits are cleared after reset.

When the microcontroller wants to read data from the card, it reads it from the UART Receive Register (URR) in direct convention:

- With a synchronous card, only D0 is relevant and is a copy of the state of the selected card I/O
- When needed, this register may be tied to a FIFO whose length ' $n$ ' is programmable between 1 and 8 ; if $n>1$, then no interrupt is given until the FIFO is full and the controller may empty the FIFO when required
- With a parity error:
- In protocol T = 0; the received byte is not stored in the FIFO and the error counter is incremented. The error counter is programmable between 1 and 8 . When the programmed number is reached, then the bit PE is set in the status register USR and INTO falls LOW. The error counter must be reprogrammed to the desired value after its count has been reached
- In protocol T=1; the character is loaded in the FIFO and the bit PE is set whatever the programmed value in the parity error counter
- When the FIFO is full, then the bit RBF in the status register USR is set. This bit is reset when at least one character has been read from URR
- When the FIFO is empty, then the bit FE is set in the status register USR as long as no character has been received.


### 8.2.2.3 Mixed status register

The Mixed Status Register (MSR) relates the status of pin INTAUX, the cards presence contacts PRES1 and PRES2, the BGT counter, the FIFO empty indication and the transmit or receive ready indicator TBE/RBF. It also gives useful indications when switching the clock to or from $1 / 2 \mathrm{f}_{\text {int }}$ and when driving the TDA8007BHL/C with fast controllers.

No bits within register MSR act upon signal INT.

Table 12 Register MSR (address 0CH; read only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKSW | FE | BGT | CRED | PR2 | PR1 | INTAUX | TBE/RBF |

## Note

1. Register value at reset: bits TBE/RBF, BGT and CLKSW are cleared after reset; bits FE and CRED are set after reset.

Table 13 Description of MSR bits.

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | CLKSW | Clock switch. Bit CLKSW is set when the TDA8007BHL/C has performed a required clock switch from $1 / \mathrm{n}^{\mathrm{f} \text { XAL }}$ to $1 / 2 \mathrm{f}_{\text {int }}$, and is reset when the TDA8007BHL/C has performed a required clock switch from $1 / 2 f_{\text {int }}$ to $1 / n f_{\text {XTAL }}$. The application must wait until this bit is set or reset before sending a new command to the card. This bit is reset at power-on. |
| 6 | FE | FIFO Empty. Bit FE is set when the reception FIFO is empty. It is reset when at least one character has been loaded in the FIFO. |
| 5 | BGT | Block Guard Time. In protocol T = 1, bit BGT is linked with a 22-ETU counter which is started at every START bit on pin I/O. Bit BGT is set if the count is finished before the next START bit. This helps to verify that the card has not answered before 22 ETU after the last transmitted character, or that the reader is not transmitting a character before 22 ETU after the last received character. <br> In protocol T $=0$, bit BGT is linked with a 16 -ETU counter which is started at every START bit on pin I/O. Bit BGT is set if the count is finished before the next START bit. This helps to verify that the reader is not transmitting a character before 16 ETU after the last received character. |
| 4 | CRED | Control ready. It is advised bit CRED is used for driving the TDA8007BHL/C with high speed controllers. Before writing in registers TOC or UTR, or reading from register URR, check if bit CRED is set. If reset, it means that the writing or reading operation will not be correct because the controller is acting faster than the required time for this operation: <br> - 3 clock cycles after rising edge $\overline{R D}$ for reading from register URR: $t_{R D(U R R)}-t_{W(R D)}$ (see Fig.9). <br> - 3 clock cycles after rising edge $\overline{W R}$ for writing in register UTR: $t_{W R(U T R)}-t_{W(W R)}$ (see Fig.10) <br> - $3 / 31$ or $3 / 32$ ETU after rising edge $\overline{W R}$ for writing in register TOC: $\mathrm{t}_{\mathrm{WR}(\mathrm{TOC})}-\mathrm{t}_{\mathrm{W}(\mathrm{WR})}$ (see Fig.11) <br> Bit CRED is set at power-on. |
| 3 | PR2 | Card 2 present. Bit PR2 = 1 when card 2 is present. |
| 2 | PR1 | Card 1 present. Bit PR1 = 1 when card 1 is present. |
| 1 | INTAUX | Auxiliary interrupt. Bit INTAUX is set when pin INTAUX = HIGH and it is reset when pin INTAUX = LOW. |
| 0 | TBE/RBF | Transmit Buffer Empty/Receive Buffer Full. Bit TBE/RBF = 1 when: <br> - Changing from reception mode to transmission mode <br> - A character has been transmitted by the UART <br> - The reception FIFO is full. <br> Bit TBE/RBF = 0 after power-on or after one of the following: <br> - When bit RIU is reset <br> - When a character has been written to register UTR <br> - When at least one character has been read in the FIFO <br> - When changing from transmission mode to reception mode. |



Fig. 9 Minimum time between two read operations in register URR.



## Double multiprotocol IC card interface

### 8.2.2.4 FIFO control register

The FIFO Control Register (FCR) relates the parity error count and the FIFO length.
Table 14 Register FCR (address 0CH; write only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FC7 | PEC2 | PEC1 | PEC0 | FC3 | FL2 | FL1 | FL0 |

## Note

1. Register value at reset: all relevant bits are cleared after reset.

Table 15 Description of FCR bits.

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | FC7 | not used |
| 6 | PEC2 | Parity Error Count. Bits PEC2, PEC1 and PEC0 determine the number of allowed repetitions in reception or in transmission before setting bit PE in register USR and pulling pin $\overline{N T}$ to LOW level. The value 000 indicates that, if only one parity error has occurred, bit PE is set; the value 111 indicates that bit PE will be set after 8 parity errors. <br> In protocol $\mathrm{T}=0$ : <br> - If a correct character is received before the programmed error number is reached, the error counter will be reset <br> - If the programmed number of allowed parity errors is reached, bit PE in register USR will be set as long as register USR has not been read <br> - If a transmitted character has been NAK by the card, then the TDA8007BHL/C will automatically re-transmit it a number of times equal to the value programmed in bits PEC2, PEC1 and PEC0; the character will be resent at 15 ETU <br> - In transmission mode, if bits PEC2, PEC1 and PEC0 are logic 0 , then the automatic re-transmission is invalidated; the character manually rewritten in register UTR will start at 13.5 ETU. <br> In protocol T=1: <br> - The error counter has no action: bit PE is set at the first incorrectly received character. |
| 5 | PEC1 |  |
| 4 | PECO |  |
| 3 | FC3 | not used |
| 2 | FL2 | FIFO length. Bits FL2, FL1 and FL0 determine the depth of the FIFO: <br> - $000=$ length 1 <br> - $111=$ length 8. |
| 1 | FL1 |  |
| 0 | FL0 |  |

### 8.2.2.5 UART status register

The UART Status Register (USR) is used by the microcontroller to monitor the activity of the ISO UART and that of the time-out counter. If any of the status bits FER, OVR, PE, EA, TO1, TO2 or TO3 are set, then signal INT = LOW. The bit having caused the interrupt is reset $2 \mu$ s after the rising edge of signal $\overline{\mathrm{RD}}$ during a read operation of register USR.

If bit TBE/RBF is set and if the mask bit DISTBE/RBF within register UCR2 is not set, then also
signal INT = LOW. Bit TBE/RBF is reset 3 clock cycles after data has been written in register UTR, or 3 clock cycles after data has been read from register URR, or when changing from transmission mode to reception mode.

In order to avoid counting these clock cycles, bit CRED (described in register MSR) may be used.

If LCT mode is used for transmitting the last character, then bit TBE is not set at the end of the transmission.

Table 16 Register USR (address 0EH; read only); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TO3 | TO2 | TO1 | EA | PE | OVR | FER | TBE/RBF |

## Note

1. Register value at reset: all bits are cleared after reset.

Table 17 Description of USR bits.

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | TO3 | Time-Out counter 3. Bit TO3 is set when counter 3 has reached its terminal count. |
| 6 | TO2 | Time-Out counter 2. Bit TO2 is set when counter 2 has reached its terminal count. |
| 5 | TO1 | Time-Out counter 1. Bit TO1 is set when counter 1 has reached its terminal count. |
| 4 | EA | Early Answer is HIGH if the first START bit on the I/O during ATR has been detected between the first 200 and $\mathrm{n}_{\text {max }}{ }^{(1)}$ clock pulses with RST LOW (all activities on the I/O during the first 200 clock pulses with RST LOW are not taken into account) and before the first $\mathrm{n}_{\text {max }}{ }^{(1)}$ clock pulses with RST HIGH. These two features are re-initialized at each toggling of RST |
| 3 | PE | Parity Error. In protocol $T=0$, bit $P E=1$ if the UART has detected a number of received characters with parity errors equal to the number written in bits PEC2, PEC1 and PEC0 or if a transmitted character has been NAK by the card a number of times equal to the value programmed in bits PEC2, PEC1 and PEC0. It is set at 10.5 ETU in the reception mode and at 11.5 ETU in the transmission mode. <br> In protocol $T=0$, a character received with a parity error is not stored in register FIFO (the card should repeat this character). In protocol $\mathrm{T}=1$, a character with a parity error is stored in the FIFO and the parity error counter is not active. |
| 2 | OVR | Overrun. Bit OVR = 1 if the UART has received a new character whilst register FIFO was full. In this case, at least one character has been lost. |
| 1 | FER | Framing Error. Bit FER = 1 when pin I/O was not in the high-impedance state at 10.25 ETU after a START bit. It is reset when register USR has been read-out. |
| 0 | TBE/RBF | Transmission Buffer Empty/Reception Buffer Full. Bits TBE and RBF share the same bit within register USR: when in transmission mode the relevant bit is TBE; when in reception mode it is RBF. Bit TBE $=1$ when the UART is in transmission mode and when the microcontroller may write the next character to transmit in register UTR. It is reset when the microcontroller has written data in the transmit register or when bit T/R within register UCR1 has been reset either automatically or by software. After detection of a parity error in transmission, it is necessary to wait 13.5 ETU before rewriting the character which has been NAK by the card. (Manual mode, see Table 15). <br> Bit RBF = 1 when register FIFO is full. The microcontroller may read some of the characters in register URR, which clears bit RBF. |

## Note

1. $\mathrm{n}_{\max }=384$ for TDA8007BHL/C2; $\mathrm{n}_{\max }=368$ for TDA8007BHL/C3.

## Double multiprotocol IC card interface

### 8.2.3 CARD REGISTERS

When cards 1 , 2 or 3 are selected, the following registers may be used for programming some specific parameters.

### 8.2.3.1 Programmable divider register

The Programmable Divider Registers (PDR1, PDR2 and PDR3) are used for counting the cards clock cycles forming the ETU (see Fig.12). These are auto-reload 8-bit counters.

Table 18 Registers PDR1, PDR2 and PDR3 (address 02H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |

## Note

1. Register value at reset: all bits are cleared after reset.


Fig. 12 Elementary Time Unit (ETU) generation.

### 8.2.3.2 UART configuration register 2

The UART Configuration Registers 2 (UCR12, UCR22 and UCR32) relate the UART configuration.
Table 19 Registers UCR12, UCR22 and UCR32 (address 03H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UC27 | DISTBE/RBF | DISAUX | PDWN | SAN | $\overline{\text { AUTOCONV }}$ | CKU | PSC |

## Note

1. Register value at reset: all relevant bits are cleared after reset.

Table 20 Description of UCR2 bits.

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | UC27 | not used |
| 6 | DISTBE/RBF | Disable TBE/RBF interrupt bit. If bit DISTBE/RBF = 1, then reception or transmission of a character will not generate an interrupt. This feature is useful for increasing communication speed with the card; in this case, a copy of the bit TBE/RBF within register MSR must be polled (and not the original) in order not to lose priority interrupts which can occur in register USR. |
| 5 | DISAUX | Disable auxiliary interrupt. If bit DISAUX in register UCR2 is set, then a change on pin INTAUX will not generate an interrupt, but bit INTAUXL will be set. Therefore, it is necessary to read register HSR before bit DISAUX is to be reset to avoid an interrupt by bit INTAUXL. In order to avoid an interrupt during a change of card, it is better to set bit DISAUX in register UCR2 for all cards. |
| 4 | PDWN | Power-down mode. If bit PDWN is set by software, the crystal oscillator is stopped. This mode allows low power consumption in applications where this is required. During the Power-down mode, it is not possible to select a card other than the one currently selected. There are five ways of escaping from the Power-down mode: <br> - Insert card 1 or card 2 <br> - Withdraw card 1 or card 2 <br> - Select the TDA8007BHL/C by resetting bit CS (this assumes that the TDA8007BHL/C had been deselected after setting Power-down mode) <br> - Bit INTAUXL has been set due to a change on pin INTAUX <br> - If pin CS = LOW permanently, reset bit PDWN by software. <br> After any of these events, the TDA8007BHL/C will leave the Power-down mode. <br> Except in the case of a read operation of register HSR, signal INT will be pulled to LOW level. The system microcontroller may then read the status registers after 5 ms , and signal $\mathbb{I N T}$ will return to HIGH level (if the system microcontroller has woken the TDA8007BHL/C by re-selecting it, then no bits will be set in the status registers). <br> Note that the Power-down mode can only be entered if bit SUPL has been cleared. |
| 3 | SAN | Synchronous/asynchronous card. Bit SAN = 1 by software if a synchronous card is expected. The UART is then bypassed and only bit 0 in registers URR and UTR is connected to pin I/O. In this case the clock is controlled by bit SC in register CCR. |
| 2 | AUTOCONV | Auto convention. If bit $\overline{\text { AUTOCONV }}=1$, then the convention is set by software using bit CONV in register UCR1. If the bit is reset, then the configuration is automatically detected on the first received character whilst the start session (bit SS) is set. <br> Bit $\overline{\text { AUTOCONV must not be changed during a card session. }}$ |
| 1 | CKU | Clock UART. For baud rates other than those given in Table 21, there is the possibility to set bit CKU $=1$. In this case, the ETU will last half the number of card clock cycles equal to prescaler PDRx. Note that bit CKU $=1$ has no effect if $f_{\text {CLK }}=f_{\text {XTAL }}$. This means, for example, that 76800 baud is not possible when the card is clocked with the external frequency on pin XTAL1. |
| 0 | PSC | PreScale Select. If bit PSC = 1, then the prescaler value is 32 . If bit $\mathrm{PSC}=0$, then the prescaler value is 31 . One ETU will last a number of cards clock cycles equal to prescaler PDRx. All baud rates specified in the ISO 7816 norm are achievable with this configuration (see Table 21). |

## Double multiprotocol IC card interface

Table 21 Baud rate selection using values F and D; card clock frequency $f_{C L K}=3.58 \mathrm{MHz}$ for PSC $=31$ and $\mathrm{f}_{\mathrm{CLK}}=4.92 \mathrm{MHz}$ for $\mathrm{PSC}=32$ (example; in the table $31 ; 12$ means prescaler set to 31 and PDR set to 12 )

| D | F |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 9 | 10 | 11 | 12 | 13 |
| 1 | $\begin{aligned} & \hline 31 ; 12 \\ & 9600 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 12 \\ & 9600 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 18 \\ & 6400 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 24 \\ & 4800 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 36 \\ & 3200 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 48 \\ & 2400 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 60 \\ & 1920 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 16 \\ & 9600 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 24 \\ & 6400 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 32 \\ & 4800 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 48 \\ & 3200 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 64 \\ & 2400 \end{aligned}$ |
| 2 | $\begin{gathered} \hline 31 ; 6 \\ 19200 \end{gathered}$ | $\begin{gathered} \hline 31 ; 6 \\ 19200 \end{gathered}$ | $\begin{gathered} \hline 31 ; 9 \\ 12800 \end{gathered}$ | $\begin{aligned} & \hline 31 ; 12 \\ & 9600 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 18 \\ & 6400 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 24 \\ & 4800 \end{aligned}$ | $\begin{aligned} & \hline 31 ; 30 \\ & 3840 \end{aligned}$ | $\begin{gathered} \hline 32 ; 8 \\ 19200 \end{gathered}$ | $\begin{aligned} & \hline 32 ; 12 \\ & 12800 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 16 \\ & 9600 \end{aligned}$ | $\begin{aligned} & \hline 32 ; 24 \\ & 6400 \end{aligned}$ | $\begin{aligned} & 32 ; 32 \\ & 4800 \end{aligned}$ |
| 3 | $\begin{gathered} 31 ; 3 \\ 38400 \end{gathered}$ | $\begin{gathered} \hline 31 ; 3 \\ 38400 \end{gathered}$ |  | $\begin{gathered} \hline 31 ; 6 \\ 19200 \end{gathered}$ | $\begin{gathered} \hline 31 ; 9 \\ 12800 \end{gathered}$ | $\begin{aligned} & 31 ; 12 \\ & 9600 \end{aligned}$ | $\begin{aligned} & 31 ; 15 \\ & 7680 \end{aligned}$ | $\begin{gathered} \hline 32 ; 4 \\ 38400 \end{gathered}$ | $\begin{gathered} \hline 32 ; 6 \\ 25600 \end{gathered}$ | $\begin{gathered} \hline 32 ; 8 \\ 19200 \end{gathered}$ | $\begin{aligned} & \hline 32 ; 12 \\ & 12800 \end{aligned}$ | $\begin{aligned} & 32 ; 16 \\ & 9600 \end{aligned}$ |
| 4 |  |  |  | $\begin{gathered} \hline 31 ; 3 \\ 38400 \end{gathered}$ |  | $\begin{gathered} \hline 31 ; 6 \\ 19200 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 2 \\ 76800 \end{gathered}$ | $\begin{gathered} \hline 32 ; 3 \\ 51300 \end{gathered}$ | $\begin{gathered} \hline 32 ; 4 \\ 38400 \end{gathered}$ | $\begin{gathered} \hline 32 ; 6 \\ 25600 \end{gathered}$ | $\begin{gathered} \hline 32 ; 8 \\ 19200 \end{gathered}$ |
| 5 |  |  |  |  |  | $\begin{gathered} \hline 31 ; 3 \\ 38400 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 1 \\ 153600 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 2 \\ 76800 \end{gathered}$ | $\begin{gathered} \hline 32 ; 3 \\ 51300 \end{gathered}$ | $\begin{gathered} \hline 32 ; 4 \\ 38400 \end{gathered}$ |
| 6 |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 32 ; 1 \\ 153600 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 2 \\ 76800 \end{gathered}$ |
| 8 | $\begin{gathered} \hline 31 ; 1 \\ 115200 \end{gathered}$ | $\begin{array}{c\|} \hline 31 ; 1 \\ 115200 \end{array}$ |  | $\begin{gathered} \hline 31 ; 2 \\ 57600 \end{gathered}$ | $\begin{gathered} 31 ; 3 \\ 38400 \end{gathered}$ | $\begin{gathered} \hline 31 ; 4 \\ 28800 \end{gathered}$ | $\begin{gathered} \hline 31 ; 5 \\ 23040 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 2 \\ 76800 \end{gathered}$ |  | $\begin{gathered} \hline 32 ; 4 \\ 38400 \end{gathered}$ |  |
| 9 |  |  |  |  |  |  | $\begin{gathered} \hline 31 ; 3 \\ 38400 \end{gathered}$ |  |  |  |  |  |

### 8.2.3.3 Guard time register

The Guard Time Registers (GTR1, GTR2 and GTR3) are used for storing the number of guard ETU given by the card during ATR. In transmission mode, the UART will wait this number of ETU before transmitting the character stored in register UTR.
When register GTRx $=F F$ :

- In protocol T = 1
- TDA8007BHL/C2 operates at 11 ETU
- TDA8007BHL/C3 operates at 10.8 ETU
- In protocol T=0
- TDA8007BHL/C2 operates at 12 ETU
- TDA8007BHL/C3 operates at 11.8 ETU.

Table 22 Registers GTR1, GTR2 and GTR3 (address 05H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GT7 | GT6 | GT5 | GT4 | GT3 | GT2 | GT1 | GT0 |

## Note

1. Register value at reset: all bits are cleared after reset.

## Double multiprotocol IC card interface

### 8.2.3.4 UART configuration register 1

The UART Configuration Registers 1 (UCR11, UCR21 and UCR31) set the parameters of the ISO UART.
Table 23 Registers UCR11, UCR21 and UCR31 (address 06H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UC17 | FIP | FC | PROT | T/R | LCT | SS | CONV |

## Note

1. Register value at reset: all relevant bits are cleared after reset.

Table 24 Description of UCR1 bits

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 7 | UC17 | not used |
| 6 | FIP | Force Inverse Parity. If bit FIP is set to logic 1, the UART will NAK a correctly received character, <br> and will transmit characters with wrong parity bits. |
| 5 | FC | Test. Bit FC is a test bit, and must be left at logic 0. |
| 4 | PROT | Protocol. Bit PROT is set if the protocol is $T=1$ (asynchronous) and bit PROT $=0$ if the protocol is <br> $T=0$. |
| 3 | T/R | Transmit/Receive. Bit T/R is set by software for transmission mode. A change from logic 0 to 1 will <br> set bit TBE in register USR. Bit T/R is automatically reset by hardware if bit LCT has been used <br> before transmitting the last character. |
| 2 | LCT | Last Character to Transmit. Bit LCT is set by software before writing the last character to be <br> transmitted in the UTR. It allows automatic change to reception mode. It is reset by hardware at the <br> end of a successful transmission. When LCT is being reset, the bit T/R is also reset and the <br> ISO 7816 UART is ready for receiving a character. |
| 1 | SS | Software convention setting. Bit SS is set by software before ATR for automatic convention <br> detection and early answer detection. It is automatically reset by hardware at 10.5 ETU after <br> reception of the initial character. |
| 0 | CONV | Convention. Bit CONV is set if the convention is direct. Bit CONV is either automatically written by <br> hardware according to the convention detected during ATR, or by software if the bit AUTOCONV in <br> register UCR2X is set. |

### 8.2.3.5 Clock configuration registers

The Clock Configuration Registers (CCR1, CCR2 and CCR3) relate the clock signals:

- For cards 1 and 2, register CCRx defines the clock for the selected card
- For cards 1, 2 and 3, register CCRx defines the clock to the ISO UART. It should be noted that, if bit CKU in the prescaler register of the selected card (register UCR2) is set, then the ISO UART is clocked at twice the frequency of the card, which allows baud rates not foreseen in ISO 7816 norm to be reached.

Table 25 Registers CCR1, CCR2 and CCR3 (address 01H; read and write); note 1

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC7 | CC6 | SHL | CST | SC | AC2 | AC1 | AC0 |

## Note

1. Register value at reset: all relevant bits are cleared after reset.

## Double multiprotocol IC card interface

Table 26 Description of CCRx bits

| BIT | SYMBOL | DESCRIPTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | CC7 | not used |  |  |  |
| 6 | CC6 | not used |  |  |  |
| 5 | SHL | Stop HIGH or LOW. If bit CST $=1$, then the clock is stopped at LOW level if bit SHL = 0, and at HIGH level if bit $\mathrm{SHL}=1$. |  |  |  |
| 4 | CST | Clock stop. In the case of an asynchronous card, bit CST defines whether the clock to the card is stopped or not; if bit CST is reset, then the clock is determined by bits ACO, AC1 and AC2. |  |  |  |
| 3 | SC | Synchronous clock. In the event of a synchronous card, then contact CLK is the copy of the value of bit SC; in reception mode, the data from the card is available to bit URO after a read operation of register URR; in transmission mode, the data is written on the I/O line of the card when register UTR has been written to and remains unchanged when another card is selected. |  |  |  |
| 2 to 0 | AC | Alternating clock. All frequency changes are synchronous, thus ensuring that no spikes or unwanted pulse widths occur during changes. |  |  |  |
|  |  | AC2 | AC1 | ACO | CLOCK FREQUENCIES (ASYNCHRONOUS CARD) |
|  |  | 0 | 0 | 0 | $\mathrm{f}_{\text {XTAL }}$ |
|  |  | 0 | 0 | 1 | $1 / 2 \mathrm{f}_{\text {XTAL }}$ |
|  |  | 0 | 1 | 0 | $1 / 4 \mathrm{f}_{\mathrm{XTAL}}$ |
|  |  | 0 | 1 | 1 | 1/8fxtaL |
|  |  | 1 | 0 | 0 | $1 / 2 \mathrm{f}_{\text {int }}$ |
|  |  | 1 | 0 | 1 |  |
|  |  | 1 | 1 | 0 |  |
|  |  | 1 | 1 | 1 |  |

Clock switching constraints:

- $f_{\text {int }}$ is the frequency delivered by the internal oscillator
- In case of $f_{C L K}=f_{X T A L}$, the duty cycle must be ensured by the incoming clock signal on pin XTAL1
- When switching from $1 / \mathrm{n}_{\mathrm{fxaL}}$ to $1 / 2 \mathrm{f}_{\text {int }}$ or vice verse, only bit AC2 must be changed (bits AC1 and AC0 must remain the same). When switching from $1 / n f^{\prime}$ xTAL or $1 / 2 \mathrm{f}_{\text {int }}$ to clock stopped or vice verse, only bits CST and SHL must be changed
- When switching from $1 / \mathrm{n}_{\mathrm{XtaL}}$ to $1 / 2 \mathrm{f}_{\text {int }}$ or vice verse, a delay can occur between the command and the effective frequency change on CLK (the fastest switching time is from $\frac{1}{2} \mathrm{f}_{\mathrm{XTAL}}$ to $\frac{1}{2} \mathrm{f}_{\mathrm{int}}$ or vice verse, the best for duty cycle is from $1 / 8 \mathrm{f}_{\text {XTAL }}$ to $1 / 2 \mathrm{f}_{\text {int }}$ or vice verse)
- It is necessary to survey the bit CLKSW in register MSR before re-transmitting commands to the card.


## Double multiprotocol IC card interface

### 8.2.3.6 Power control registers

The Power Control Registers (PCR1 and PCR2):

- Start or stop card sessions
- Read from or write to auxiliary card contacts C4 and C8
- Are available only for cards 1 or 2.

To deactivate the card, only bit START should be reset.
Table 27 Registers PCR1 and PCR2 (address 07H; read and write)

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCR7 | PCR6 | C8 | C4 | 1 V 8 | RSTIN | $3 \mathrm{~V} / 5 \mathrm{~V}$ | START |

## Note

1. Register value at reset: all relevant bits are cleared after reset.

Table 28 Description of PCRx bits

| BIT | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | PCR7 | not used |
| 6 | PCR6 | not used |
| 5 | C8 | Contact 8. When writing to register PCR, pin C8 will output the value of bit C8. When reading from register PCR, bit C8 will store the value on pin C8. |
| 4 | C4 | Contact 4. When writing to register PCR, pin C4 will output the value of bit C4. When reading from register PCR, bit C4 will store the value on pin C4. |
| 3 | 1V8 | 1.8 V cards. If bit 1 V 8 is set, then $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ : it should be noted that no specification is guaranteed with this $\mathrm{V}_{\mathrm{CC}}$ voltage when the supply voltage $\mathrm{V}_{\mathrm{DD}}$ is inferior to 3 V |
| 2 | RSTIN | Reset bit. When the card is activated, pin RST is the copy of the value written in bit RSTIN. |
| 1 | 3V/5V | 3 or 5 V cards. If bit $3 \mathrm{~V} / 5 \mathrm{~V}=1$, then $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$; if bit $3 \mathrm{~V} / 5 \mathrm{~V}=0$, then $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$. |
| 0 | START | Start. If the microcontroller sets bit START = 1 , then the selected card is activated (see Section 8.6); if the microcontroller resets bit START $=0$, then the card is deactivated (see Section 8.7). Bit START is automatically reset in case of emergency deactivation. To deactivate the card, only bit START should be reset. |

### 8.2.4 REGISTER SUMMARY

Table 29 Register summary

| ADDR | NAME | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | VALUE AT RESET ${ }^{(2)}$ | $\begin{aligned} & \text { VALUE } \\ & \text { WHEN } \\ & \overline{\text { RIU }}=\mathbf{0}^{(2)} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | CSR ${ }^{(1)}$ | R/W | 0 | 0 | 1 | 0 | RIU | SC3 | SC2 | SC1 | 001v 0000 ${ }^{(3)}$ | 001v 0000 ${ }^{(3)}$ |
| 01 | CCR ${ }^{(1)}$ | R/W | not used | not used | SHL | CST | SC | AC2 | AC1 | AC0 | XX00 0000 | XXuu uuuu |
| 02 | PDR ${ }^{(1)}$ | R/W | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | 00000000 | uuuu unuu |
| 03 | UCR2 ${ }^{(1)}$ | R/W | not used | $\begin{gathered} \hline \text { DISTBE/ } \\ \text { RBF } \end{gathered}$ | DISAUX | PDWN | SAN | $\overline{\text { AUTOC }}$ | CKU | PSC | X000 0000 | unuu unuu |
| 05 | GTR ${ }^{(1)}$ | R/W | GT7 | GT6 | GT5 | GT4 | GT3 | GT2 | GT1 | GT0 | 00000000 | unuu uuuu |
| 06 | UCR1 ${ }^{(1)}$ | R/W | not used | FIP | FC | PROT | T/R | LCT | SS | CONV | X000 0000 | Xuuu 00uu |
| 07 | PCR ${ }^{(1)}$ | R/W | not used | not used | C8 | C4 | 1 V 8 | RSTIN | $3 \mathrm{~V} / 5 \mathrm{~V}$ | START | XX11 0000 | XX11 uuuu |
| 08 | TOC | R/W | TOC7 | TOC6 | TOC5 | TOC4 | TOC3 | TOC2 | TOC1 | TOC0 | 00000000 | 00000000 |
| 09 | TOR1 | W | TOL7 | TOL6 | TOL5 | TOL4 | TOL3 | TOL2 | TOL1 | TOLO | 00000000 | unuu uuuu |
| 0A | TOR2 | W | TOL15 | TOL14 | TOL13 | TOL12 | TOL11 | TOL10 | TOL9 | TOL8 | 00000000 | unuu unuu |
| OB | TOR3 | W | TOL23 | TOL22 | TOL21 | TOL20 | TOL19 | TOL18 | TOL17 | TOL16 | 00000000 | unuu uuuu |
| OC | MSR | R | CLKSW | FE | BGT | CRED | PR2 | PR1 | INTAUX | TBE/RBF | 0101 XXX0 | u1u1 unu0 |
| OC | FCR | W | not used | PEC2 | PEC1 | PEC0 | not used | FL2 | FL1 | FL0 | X000 X000 | Xuuu Xuuu |
| 0D | URR | R | UR7 | UR6 | UR5 | UR4 | UR3 | UR2 | UR1 | UR0 | 00000000 | 00000000 |
| 0D | UTR | W | UT7 | UT6 | UT5 | UT4 | UT3 | UT2 | UT1 | UT0 | 00000000 | 00000000 |
| OE | USR | R | TO3 | TO2 | TO1 | EA | PE | OVR | FER | TBE/RBF | 00000000 | 00000000 |
| OF | HSR | R | not used | PRTL2 | PRTL1 | SUPL | PRL2 | PRL1 | INTAUXL | PTL | X001 0000 | Xuuu XXXu |

## Notes

1. Registers PDR, GTR, UCR1, UCR2, CCR and PCR vary according to the card selected.
2. $X=$ undefined; $u=n o$ change.
3. TDA8007BHL/C2: $v=0 ;$ TDA8007BHL/C3: $v=1$.

### 8.3 Supplies and voltage supervisor

The TDA8007BHL/C operates within a supply voltage range of 2.7 to 6 V . The supply pins are $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}$, GND and AGND.

Pins $\mathrm{V}_{\text {DDA }}$ and AGND supply the analog drivers to the cards and have to be decoupled externally because of the large current spikes that the cards and the step-up converter can create. $\mathrm{V}_{\mathrm{DDA}}$ may be different from $\mathrm{V}_{\mathrm{DD}}$.

Pins $V_{D D}$ and GND supply the remainder of the chip. An integrated spike killer ensures that the contacts to the cards remain inactive during power-up and power-down. An internal voltage reference is generated for use within the step-up converter, the voltage supervisor and the $\mathrm{V}_{\mathrm{CC}}$ generators.

The voltage supervisor generates an alarm pulse when $V_{D D}$ is too low to ensure proper operation. The alarm pulse length is defined by an external capacitor tied to pin DELAY and is typically 1 ms per 2 nF .

The alarm pulse may be used as a reset pulse by the system microcontroller (pin RSTOUT = HIGH). It can also be used to block any spurious noise on card contacts during the microcontrollers reset, or to force an automatic deactivation of the contacts in the event of a supply drop-out (see Sections 8.6 and 8.7).
After power-on, or after a voltage drop, bit SUPL is set within register HSR and remains set until register HSR is read-out outside the alarm pulse. Signal INT = LOW for the duration that signal RSTOUT is active.


Fig. 13 Voltage supervisor.

### 8.4 Step-up converter

Except for the $\mathrm{V}_{\mathrm{CC}}$ generator and the other cards contact buffers, the whole circuit is powered by $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDA}}$. If the supply voltage is 2.5 V , then a higher voltage is needed for the ISO contacts supply. When a card session is requested by the microcontroller, the sequencer first enables the step-up converter (switched capacitors type) which is clocked by an internal oscillator at a frequency of approximately 2.5 MHz .

Supposing that $\mathrm{V}_{\mathrm{CC}}$ is the maximum of $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$, then the possible situations are:

- $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- For $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ the step-up converter acts as a voltage tripler with regulation of $\mathrm{V}_{\mathrm{UP}}$ at approximately 5.5 V
- For $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ the step-up converter acts as a voltage doubler with regulation of $\mathrm{V}_{\mathrm{UP}}$ at approximately 5.5 V
- $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$
- For $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ the step-up converter acts as a voltage doubler with regulation of $\mathrm{V}_{\mathrm{UP}}$ at approximately 4.0 V
- For $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ the step-up converter acts as a voltage follower and $V_{D D}$ is applied to $V_{U P}$
- $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$
- The step-up converter acts as a voltage follower for any value of $V_{D D}$.

The recognition of the supply voltage is done by the TDA8007BHL/C at approximately 3.5 V .

The output voltage $\mathrm{V}_{\mathrm{UP}}$ is fed to the $\mathrm{V}_{\mathrm{CC}}$ generators. $\mathrm{V}_{\mathrm{CC}}$ and CGND are used as a reference for all other card contacts.

### 8.5 ISO 7816 security

The correct sequence during activation and deactivation of the cards is ensured by two specific sequencers, the clock is defined by a division ratio of the internal oscillator.

Activation (bit START $=1$ in registers PCR1 or PCR2) is only possible if the card is present (pin PRES is active HIGH with an internal current source to ground) and if the supply voltage is correct (voltage supervisor not active).

The presence of the cards is signalled to the microcontroller by register HSR. Bits PR1 or PR2 in register MSR are set if card 1 or 2 is present. Bits PRL1 or PRL2 are set if pins PRES1 or PRES2 have been toggled.

During a session, the sequencer performs an automatic emergency deactivation on one card in the event of card take-off, or short-circuit. Both cards are automatically deactivated in the event of a supply voltage drop, or overheating. Register HSR is updated and the INT line falls so that the system microcontroller is aware of what happened.

### 8.6 Activation sequence

When the cards are inactive, pins $\mathrm{V}_{\mathrm{CC}}$, CLK, RST, C4, C8 and I/O are at LOW level and have a low-impedance with respect to ground. The step-up converter is stopped.
When everything is satisfactory (voltage supply, card present and no hardware problems), the system microcontroller may initiate an activation sequence of a present card.

After selecting the card and leaving the UART reset mode, and then configuring the necessary parameters for the counters and the UART, bit START can be set within register PCR at $\mathrm{t}_{0}$ (see Fig.14):

1. The step-up converter is started ( $t_{1}$ ); if one card was already active, then the step-up converter was already on and nothing more occurs at this step.
2. Pin $\mathrm{V}_{\mathrm{CC}}$ starts rising ( $\mathrm{t}_{2}$ ) from 0 to 3 or 5 V with a controlled rise time of $0.17 \mathrm{~V} / \mu \mathrm{s}$ (typical).
3. Pin I/O rises to $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{t}_{3}\right)$; pins C 4 and C 8 also rise if bits C4 and C8 within register PCR have been set to logic 1 (integrated $14 \mathrm{k} \Omega$ pull-up resistors to $\mathrm{V}_{\mathrm{CC}}$ ).
4. Clock pulse CLK is sent to the card ( $\mathrm{t}_{4}$ ) and pin RST is enabled.
5. After a number of CLK pulses that can be counted with the time-out counter, bit RSTIN may be set by software and pin RST will then rise to $\mathrm{V}_{\mathrm{CC}}$.
6. The sequencer is clocked by $1 / 64$ fint which leads to a time interval of $t=25 \mu \mathrm{~s}$ (typical).

Thus:
$t_{1}=0$ to $1 / 64 t$
$t_{2}=t_{1}+3 / 2 t$
$t_{3}=t_{1}+7 / 2 t$
$t_{4}=t_{1}+4 t$.


Fig. 14 Activation sequence.

## Double multiprotocol IC card interface

### 8.7 Deactivation sequence

When the session is completed, the microcontroller resets bit START at $\mathrm{t}_{10}$. The circuit then executes an automatic deactivation sequence (see Fig.15):

1. The card is reset by signal RST $=\mathrm{LOW}\left(\mathrm{t}_{11}\right)$.
2. Clock pulse CLK is stopped $\left(\mathrm{t}_{12}\right)$.
3. Pins I/O, C4 and C 8 fall to $0 \mathrm{~V}\left(\mathrm{t}_{13}\right)$.
4. Pin $\mathrm{V}_{\mathrm{CC}}$ falls to 0 V with typical $0.17 \mathrm{~V} / \mathrm{s}$ slew rate $\left(\mathrm{t}_{14}\right)$.
5. The step-up converter is stopped ( $\mathrm{t}_{15}$ ) and pins CLK, RST, $\mathrm{V}_{\mathrm{CC}}$ and I/O become low-impedance to ground, if both cards are inactive.

Thus:
$t_{11}=t_{10}+1 / 64 t$
$t_{12}=t_{11}+1 / 2 t$
$t_{13}=t_{11}+t$
$t_{14}=t_{11}+3 / 2 t$
$t_{15}=t_{11}+7 / 2 t$
$\mathrm{t}_{\text {de }}=$ time that $\mathrm{V}_{\mathrm{CC}}$ needs to decrease to less than 0.4 V .


Fig. 15 Deactivation sequence.

## 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {D }}$ | supply voltage |  | -0.5 | +6.5 | V |
| $\mathrm{V}_{\text {DDA }}$ | analog supply voltage |  | -0.5 | +6.5 | V |
| $\mathrm{V}_{\mathrm{n}}$ | input voltage <br> on pins SAM, SAP, SBM, SBP and VUP on all other pins |  | $\left\lvert\, \begin{aligned} & -0.5 \\ & -0.5 \end{aligned}\right.$ | $\begin{aligned} & +7.5 \\ & V_{D D}+0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\mathrm{amb}}=-25$ to $+85^{\circ} \mathrm{C}$ | - | 700 | mW |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {es }}$ | electrostatic discharge voltage on pins I/O1, I/O2, $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}$, RST1, RST2, CLK1, CLK2, CGND1, CGND2, PRES1 and PRES2 on pins C41, C42, C81 and C82 on all other pins | human body model; note 1 | $\left\lvert\, \begin{aligned} & -6 \\ & -5 \\ & -2 \end{aligned}\right.$ | $+6$ $\begin{aligned} & +5 \\ & +2 \end{aligned}$ | kV <br> kV <br> kV |

## Note

1. Human body model as defined in JEDEC Standard JESD22-A114-B, dated June 2000.

## 10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

## 11 THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $R_{\mathrm{th}(j-\mathrm{a})}$ | thermal resistance from junction to ambient | in free air | 78 | K/W |

## Double multiprotocol IC card interface

## 12 CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; $\mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 2.7 | - | 6.0 | V |
| $\mathrm{V}_{\text {DDA }}$ | supply voltage for step-up converter |  | $\mathrm{V}_{\mathrm{DD}}$ | - | 6.0 | V |
| $\mathrm{I}_{\mathrm{DD} \text { (pd) }}$ | supply current in Power-down mode | cards inactive; $f_{\text {XTAL }}=0 \mathrm{~Hz}$ | - | - | 350 | $\mu \mathrm{A}$ |
|  |  | cards active; $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$; $\mathrm{f}_{\mathrm{CLK}}=0 \mathrm{~Hz} ; \mathrm{f}_{\mathrm{XTAL}}=0 \mathrm{~Hz}$ | - | - | 3 | mA |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{sm})}$ | supply current in sleep mode | cards active; $\mathrm{f}_{\mathrm{CLK}}=0 \mathrm{~Hz}$ | - | - | 5.5 | mA |
| l DD(oper) | supply current in operating modem | $\begin{aligned} & \hline 5 \mathrm{~V} \text { cards } \\ & \mathrm{I}_{\mathrm{CC} 1}=65 \mathrm{~mA} ; \mathrm{I}_{\mathrm{CC2}}=15 \mathrm{~mA} ; \\ & \mathrm{f}_{\mathrm{XTAL}}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} ; \\ & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \end{aligned}$ | - | - | 315 | mA |
|  |  | $\begin{aligned} & 3 \mathrm{~V} \text { cards } \\ & \mathrm{I}_{\mathrm{CC} 1}=50 \mathrm{~mA} ; \mathrm{I}_{\mathrm{CC} 2}=30 \mathrm{~mA} ; \\ & \mathrm{f}_{\mathrm{XTAL}}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{CLK}}=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | - | - | $\begin{aligned} & 215 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Voltage supervisor; see Fig. 13

| $\mathrm{V}_{\text {th1 }}$ | threshold voltage on pin $V_{D D}$ | falling | 2.10 | - | 2.50 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {hys } 1}$ | hysteresis on $\mathrm{V}_{\text {th1 }}$ |  | 50 | - | 170 | mV |
| CAPACITOR CONNECTION: PIN DELAY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {th2 }}$ | threshold voltage |  | - | 1.25 | - | V |
| $\mathrm{V}_{0}$ | output voltage |  | - | - | $V_{D D}+0.3$ | V |
| $\mathrm{I}_{0}$ | output current | $\mathrm{V}_{\text {DELAY }}=0 \mathrm{~V}$ (charge) | - | -2 | - | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DELAY}}=\mathrm{V}_{\mathrm{DD}}$ (discharge) | - | 2 | - | mA |
| $\mathrm{C}_{0}$ | output capacitance |  | 1 | - | - | nF |
| tw | alarm pulse width | $\mathrm{C}_{\text {DELAY }}=22 \mathrm{nF}$ | - | 10 | - | ms |

OUTPUT: PIN RSTOUT (open-drain output)
Active HIGH option

| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW-level output current | $\mathrm{V}_{\mathrm{OL}}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{~A}$ |

Active LOW option

| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | -0.3 | - | +0.4 | V |

## Double multiprotocol IC card interface

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal oscillator |  |  |  |  |  |  |
| $\mathrm{f}_{\text {XTAL }}$ | crystal frequency |  | 4 | - | 20 | MHz |
| $\mathrm{f}_{\text {ext }}$ | external frequency on pin XTAL1 |  | 0 | - | 20 | MHz |
| Step-up converter |  |  |  |  |  |  |
| $\mathrm{f}_{\text {int }}$ | internal oscillator frequency |  | 2 | 2.5 | 3.7 | MHz |
| V VUP | voltage on pin $\mathrm{V}_{\mathrm{UP}}$ | at least one 5 V card | - | 5.7 | - | V |
|  |  | both 3 V cards | - | 4.1 | - | V |
| $\mathrm{V}_{\text {det(dt) }}$ | detection voltage on pin $V_{D D}$ for doubler or tripler selection |  | 3.4 | 3.5 | 3.6 | V |
| Reset output to the cards: pins RST1 and RST2 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {o(inactive) }}$ | output voltage in inactive mode | no load | 0 | - | 0.1 | V |
|  |  | $\mathrm{I}_{0 \text { (inactive) }}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
| $\mathrm{I}_{\text {( } \text { (inactive) }}$ | output current in inactive mode | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | 0 | - | -1 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=200 \mu \mathrm{~A}$ | 0 | - | 0.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{tr}_{\mathrm{r}}$ | rise time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.1 | $\mu \mathrm{s}$ |

Clock output to the cards: pins CLK1 and CLK2

| $\mathrm{V}_{\mathrm{o} \text { (inactive) }}$ | output voltage in inactive mode | no load | 0 | - | 0.1 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{0 \text { (inactive) }}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
| $\mathrm{I}_{\text {( } \text { (inactive) }}$ | output current in inactive mode | $\mathrm{V}_{0}=0 \mathrm{~V}$ | 0 | - | -1 | mA |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{I} \mathrm{OL}=200 \mu \mathrm{~A}$ | 0 | - | 0.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{C C}-0.5$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 8 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 8 | ns |
| $\mathrm{f}_{\mathrm{CLK}}$ | clock frequency | idle configuration ( 1 MHz ) | 1 | - | 1.85 | MHz |
|  |  | operational | 0 | - | 10 | MHz |
| $\delta$ | duty factor | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 45 | - | 55 | \% |
| SR | slew rate (rise and fall) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0.2 | - | - | V/ns |

Card supply output voltage: pins $\mathbf{V}_{\mathbf{C C} 1}$ and $\mathbf{V}_{\mathbf{C C} 2}$; note 1

| $\mathrm{V}_{\mathrm{O} \text { (inactive) }}$ | output voltage in inactive <br> mode | no load | 0 | - | 0.1 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $\mathrm{I}_{\mathrm{o} \text { (inactive) }}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
| $\mathrm{I}_{\mathrm{O} \text { (inactive) }}$ | Output current in inactive <br> mode | $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ | - | - | -1 | mA |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | output voltage in active mode | 5 V card; $\mathrm{I}_{\text {CC }}<65 \mathrm{~mA}$ | 4.75 | 5 | 5.25 | V |
|  |  | 3 V card; $\mathrm{I}_{\mathrm{CC}}<50 \mathrm{~mA}$ | 2.78 | 3 | 3.22 | V |
|  |  | 1.8 V card; $\mathrm{I}_{\mathrm{CC}}<30 \mathrm{~mA}$ | 1.65 | 1.8 | 1.95 | V |
|  |  | 5 V card; current pulses of 40 nC with $\mathrm{I}<200 \mathrm{~mA}, \mathrm{t}<400 \mathrm{~ns}$ and $\mathrm{f}<20 \mathrm{MHz}$ | 4.6 | - | 5.4 | V |
|  |  | 3 V card; current pulses of 24 nC with $\mathrm{I}<200 \mathrm{~mA}, \mathrm{t}<400 \mathrm{~ns}$ and $\mathrm{f}<20 \mathrm{MHz}$ | 2.75 | - | 3.25 | V |
|  |  | 1.8 V card; current pulses of 12 nC with $\mathrm{I}<200 \mathrm{~mA}, \mathrm{t}<400 \mathrm{~ns}$ and $\mathrm{f}<20 \mathrm{MHz}$ | 1.62 | - | 1.98 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | output current | 5 V card; $\mathrm{V}_{\mathrm{CC}}=0$ to 5 V | - | - | -65 | mA |
|  |  | 3 V card; $\mathrm{V}_{\mathrm{CC}}=0$ to 3 V | - | - | -50 | mA |
|  |  | 1.8 V card; $\mathrm{V}_{\mathrm{CC}}=0$ to 1.8 V | - | - | -30 | mA |
| $\mathrm{ICC1}^{+} \mathrm{I}_{\mathrm{CC} 2}$ | sum of both output currents |  | - | - | -80 | mA |
| SR | slew rate | up or down; maximum capacitance of 300 nF | 0.05 | 0.16 | 0.22 | V/ $/ \mathrm{s}$ |
| Data lines: pins I/O1 and I/O2; note 2 |  |  |  |  |  |  |
| $\mathrm{R}_{\text {pu }}$ | internal pull-up resistance | between pin I/O and $\mathrm{V}_{\mathrm{CC}}$ | 11 | 14 | 17 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{O} \text { (inactive) }}$ | output voltage in inactive mode | no load | 0 | - | 0.1 | V |
|  |  | $\mathrm{I}_{0 \text { (inactive) }}=1 \mathrm{~mA}$ | - | - | 0.3 | V |
| $\mathrm{I}_{0 \text { (inactive) }}$ | output current in inactive mode | $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ | - | - | -1 | mA |
| Configured as output |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}<-20 \mu \mathrm{~A}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}<-40 \mu \mathrm{~A}$ for 5 and 3 V cards | $0.75 \mathrm{~V}_{\text {cC }}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{t}_{\text {(r) }}, \mathrm{t}_{\text {(f) }}$ | output transition time (rise and fall time) | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | - | 0.1 | $\mu \mathrm{S}$ |
| Configured as input |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | -0.3 | - | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | 1.5 | - | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIH }}$ | HIGH-level input leakage current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{ti}_{(\text {(r) }}, \mathrm{t}_{\mathrm{i}(\mathrm{f})}$ | input transition time (rise and fall time) | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | - | 1.2 | $\mu \mathrm{S}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Auxiliary cards contacts: pins C41, C81, C42 and C82; note 3 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{o} \text { (inactive) }}$ | output voltage in inactive mode | no load | 0 | - | 0.1 | V |
|  |  | $\mathrm{I}_{0 \text { (inactive) }}=1 \mathrm{~mA}$ | - | - | 0.3 | V |
| $\mathrm{I}_{0 \text { (inactive) }}$ | output current in inactive mode | $\mathrm{V}_{0}=0 \mathrm{~V}$ | - | - | -1 | mA |
| tw(pu) | active pull-up pulse width |  | - | 200 | - | ns |
| $\mathrm{R}_{\text {int(pu) }}$ | internal pull-up resistance | between pins C 4 or C 8 and $\mathrm{V}_{\mathrm{CC}}$ | 8 | 10 | 12 | $\mathrm{k} \Omega$ |
| $\mathrm{f}_{\text {max }}$ | maximum frequency | on card contact pins | - | - | 1 | MHz |
| Configured as output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.3 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{IOH}^{<} \times-20 \mu \mathrm{~A}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
|  |  | $\mathrm{l}_{\mathrm{OH}}<-40 \mu \mathrm{~A}$ for 5 and 3 V cards | $0.75 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{t}_{\text {(r) }}, \mathrm{t}_{\text {(f) }}$ | output transition time (rise and fall time) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.1 | $\mu \mathrm{s}$ |
| Configured as input |  |  |  |  |  |  |
| VIL | LOW-level input voltage |  | -0.3 | - | +0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  | 1.5 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIH }}$ | HIGH-level input leakage current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 20 | $\mu \mathrm{A}$ |
| $t_{i(r)}, t_{i(f)}$ | input transition time (rise and fall time) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 1.2 | $\mu \mathrm{s}$ |
| Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {act }}$ | activation sequence duration | see Fig. 14 | - | - | 130 | $\mu \mathrm{s}$ |
| $t_{\text {de }}$ | deactivation sequence duration | see Fig. 15 | - | - | 150 | $\mu \mathrm{s}$ |
| Protection and limitation |  |  |  |  |  |  |
| 1 CC (sd) | shutdown and limitation current at pin $\mathrm{V}_{\mathrm{CC}}$ |  | - | -100 | - | mA |
| $\mathrm{I}_{\text {/O(lim) }}$ | limitation current on pin I/O |  | -15 | - | +15 | mA |
| $\mathrm{I}_{\text {CLK (lim) }}$ | limitation current on pin CLK |  | -70 | - | +70 | mA |
| $\mathrm{I}_{\text {RST(sd) }}$ | shutdown current on pin RST |  | - | -20 | - | mA |
| $\mathrm{I}_{\text {RST(lim) }}$ | limitation current on pin RST |  | -20 | - | +20 | mA |
| $\mathrm{T}_{\text {sd }}$ | shutdown temperature |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ |

## Double multiprotocol IC card interface

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Card presence inputs: pins PRES1 and PRES2 |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | $0.3 \mathrm{~V}_{\text {D }}$ | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| LIL | LOW-level input leakage current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | 40 | $\mu \mathrm{A}$ |
| LIH | HIGH-level input leakage current | $\mathrm{V}_{1 H}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 40 | $\mu \mathrm{A}$ |

## Bidirectional data bus: pins D0 to D7

Configured as input

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\text {IH }}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| LLIL | LOW-level input leakage <br> current |  | -20 | - | +20 | $\mu \mathrm{~A}$ |
| LIH | HIGH-level input leakage <br> current |  | -20 | - | +20 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{L}}$ | load capacitance |  | - | - | 10 | pF |
| C |  |  |  |  |  |  |

Configured as output

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| $\mathrm{t}_{(\text {(r) }}, \mathrm{t}_{\mathrm{o}(f)}$ | output transition time <br> (rise and fall time) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | 25 | ns |

Logic inputs: pins ALE, AD0, AD1, AD2, AD3, INTAUX, CS, RD and WR

| $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{V}^{\text {l }}$ | LOW-level input voltage |  | -0.3 | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}^{\text {IH }}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| LIL | LOW-level input leakage current |  | -20 | - | +20 | $\mu \mathrm{A}$ |
| Lıı | HIGH-level input leakage current |  | -20 | - | +20 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{L}}$ | load capacitance |  | - | - | 10 | pF |

Auxiliary input and output: pin I/OAUX; note 4

| $\mathrm{R}_{\text {int(pu) }}$ | internal pull-up resistance | between pin I/OAUX and $\mathrm{V}_{\mathrm{DD}}$ | 11 | 14 | 17 | $\mathrm{k} \Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\max }$ | maximum frequency | on pin I/OAUX | - | - | 1 | MHz |

Configured as input

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | -0.3 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{H}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{LIH}}$ | HIGH-level input leakage <br> current |  | -20 | - | +20 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{L}}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | -600 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{(\text {(r) }}, \mathrm{t}_{\mathrm{i}(\mathrm{f})}$ | input transition time <br> (rise and fall time) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 1.2 | $\mu \mathrm{~s}$ |

## Double multiprotocol IC card interface

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Configured as output |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | 300 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=40 \mu \mathrm{~A}$ | $0.75 \mathrm{~V}_{\text {DD }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.25$ | V |
| $\mathrm{t}_{\mathrm{o}(\mathrm{r})}, \mathrm{t}_{\text {(f) }}$ | output transition time (rise and fall time) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | - | 0.1 | $\mu \mathrm{S}$ |
| Interrupt line: pin INT (open-drain output) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OH}}=2 \mathrm{~mA}$ | - | - | 0.3 | V |
| $\mathrm{I}_{\text {LIH }}$ | HIGH-level input leakage current |  | - | - | 10 | $\mu \mathrm{A}$ |

## Notes

1. To meet these specifications, two ceramic multilayer capacitors with low ESR of minimum 100 nF should be used.
2. Pin I/O1 has an integrated $14 \mathrm{k} \Omega$ pull-up resistance to $\mathrm{V}_{\mathrm{CC} 1}$ and pin $\mathrm{I} / \mathrm{O} 2$ has an integrated $14 \mathrm{k} \Omega$ pull-up resistance to $\mathrm{V}_{\mathrm{CC} 2}$.
3. Pins C 41 and C 81 have an integrated $10 \mathrm{k} \Omega$ pull-up resistance to $\mathrm{V}_{\mathrm{CC} 1}$ and pins C 42 and C 82 have an integrated $10 \mathrm{k} \Omega$ pull-up resistance to $\mathrm{V}_{\mathrm{CC} 2}$.
4. Pin I/OAUX has a $14 \mathrm{k} \Omega$ pull-up resistance to $\mathrm{V}_{\mathrm{DD}}$.

13 TIMING
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing for multiplexed bus; see Fig. 4 |  |  |  |  |  |  |
| $\mathrm{T}_{\text {cy }}$ (XTAL1) | XTAL1 cycle time |  | 50 | - | - | ns |
| tw(ALE) | ALE pulse width |  | 20 | - | - | ns |
| $\mathrm{t}_{\text {AVLL }}$ | address valid to ALE LOW |  | 10 | - | - | ns |
| t(AL-RWL) | ALE LOW to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ LOW |  | 10 | - | - | ns |
| $\mathrm{t}_{\mathrm{W} \text { (RD) }}$ | $\overline{\mathrm{RD}}$ pulse width | for register URR | $2 \mathrm{~T}_{\text {cy(XTAL1) }}$ | - | - | ns |
|  |  | for other registers | 10 | - | - | ns |
| t(RL-DV) | $\overline{\mathrm{RD}}$ LOW to data read valid |  | - | - | 50 | ns |
| t(RWH-AH) | RD or WR HIGH to ALE HIGH |  | 10 | - | - | ns |
| $\mathrm{t}_{\mathrm{W} \text { (WR) }}$ | $\overline{\text { WR pulse width }}$ |  | 10 | - | - | ns |
| $\mathrm{t}_{(\text {(DV-WL) }}$ | data write valid to WR LOW |  | 10 | - | - | ns |
| Timing for non-multiplexed bus |  |  |  |  |  |  |
| Read control; see Fig. 5 |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | $\overline{\mathrm{RD}} \mathrm{HIGH}$ to $\overline{\mathrm{CS}}$ LOW |  | 10 | - | - | ns |
| $\mathrm{t}_{2}$ | access time $\overline{\mathrm{CS}}$ LOW to data out valid |  | - | - | 50 | ns |
| $\mathrm{t}_{3}$ | $\overline{\mathrm{CS}}$ HIGH to data out high-impedance |  | - | - | 10 | ns |

## Double multiprotocol IC card interface

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write control; see Figs 6 and 7 |  |  |  |  |  |  |
| $\mathrm{t}_{4}$ | data valid to end-of-write |  | 10 | - | - | ns |
| $\mathrm{t}_{5}$ | data hold time |  | 10 | - | - | ns |
| $\mathrm{t}_{6}$ | $\overline{\mathrm{RD}}$ LOW to $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WR}}$ LOW |  | 10 | - | - | ns |
| $\mathrm{t}_{7}$ | address stable to $\overline{\mathrm{CS}}$ or WR HIGH |  | 10 | - | - | ns |
| Timing for bit CRED |  |  |  |  |  |  |
| Read operations in UART receive register; see Fig. 9 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{W} \text { (RD) }}$ | $\overline{\mathrm{RD}}$ pulse width |  | 10 | - | - | ns |
| $\mathrm{t}_{\mathrm{RD} \text { (URR) }}$ | $\overline{\text { RD LOW to bit CRED }=1}$ |  | $\mathrm{tw}_{\mathrm{W}(\mathrm{RD})}+2 \mathrm{~T}_{\mathrm{cy}(\mathrm{CLK})}$ | - | $\mathrm{t}_{\mathrm{W}(\mathrm{RD})}+3 \mathrm{~T}_{\text {cy(CLK) }}$ | ns |
| $\mathrm{t}_{\text {SB(FE) }}$ | set time bit FE |  | 10.5 | - | $-$ | ETU |
| $\mathrm{t}_{\text {SB(RBF) }}$ | set time bit RBF |  | 10.5 | - | - | ETU |
| Write operations in UART transmit register; see Fig. 10 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{W} \text { (WR) }}$ | WR pulse width |  | 10 | - | - | ns |
| $\mathrm{t}_{\text {WR(UTR) }}$ | $\overline{\text { WR LOW to I/O LOW }}$ |  | $\mathrm{t}_{\mathrm{W}(\mathrm{WR})}+2 \mathrm{~T}_{\text {cy(CLK })}$ | - | $\mathrm{t}_{\mathrm{W}(\mathrm{WR})}+3 \mathrm{~T}_{\mathrm{cy}(\mathrm{CLK})}$ | ns |
| Write operations in time-out configuration register; see Fig. 11 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{W} \text { (WR) }}$ | $\overline{\text { WR pulse width }}$ |  | 10 | - | - | ns |
| $\mathrm{t}_{\text {WR(TOC }}$ | $\overline{\text { WR }}$ LOW to bit CRED $=1$ | note 1 | $\frac{1}{\text { PSC }}$ | - | $\frac{2}{\text { PSC }}$ | ETU |

## Note

1. PSC is the programmed prescaler value (31 or 32 ).
2003 Feb 18
42

14 APPLICATION INFORMATION

## 15 PACKAGE OUTLINE

## LQFP48: plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4 \mathrm{~mm}$

SOT313-2


detail X


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{\mathbf{( 1 )}}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{D}}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}_{\mathbf{D}} \mathbf{( 1 )}^{(1)}$ | $\mathbf{Z}_{\mathbf{E}}{ }^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.60 | 0.20 | 1.45 | 0.25 | 0.27 | 0.18 | 7.1 | 7.1 | 0.5 | 9.15 | 9.15 | 1.0 | 0.75 | 0.2 | 0.12 | 0.1 | 0.95 | 0.95 | $7^{0}$ |
|  | 0.05 | 1.35 | 0.2 | 0.17 | 0.12 | 6.9 | 6.9 | 0.5 | 8.85 | 8.85 |  | 0.45 | 0.2 | 0.1 | 0.1 | 0.55 | 0.55 | $0^{0}$ |  |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


## 16 SOLDERING

### 16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $220^{\circ} \mathrm{C}$ for thick/large packages, and below $235^{\circ} \mathrm{C}$ for small/thin packages.

### 16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.
16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE $^{(1)}$ | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | WAVE | REFLOW |

## Notes

1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
4. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## 17 DATA SHEET STATUS

| LEVEL | DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT STATUS ${ }^{(2)(3)}$ | DEFINITION |
| :---: | :---: | :---: | :---: |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 18 DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 19 DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## NOTES

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

