

ICS840-75
75MHz, LVCMOS/LVTTL
OSCILLATOR REPLACEMENT

#### GENERAL DESCRIPTION




The ICS840-75 is a SAS/SATA Oscillator Replacement and a member of the HiPerClocks™ family of high performance devices from ICS. The ICS840-75 uses a 25MHz crystal to synthesize 75MHz. The

ICS840-75 has excellent jitter performance. The ICS840-75 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


#### **F**EATURES

- One LVCMOS/LVTTL output, 15Ω output impedence
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequency: 75MHz
- Random jitter: 3ps (typical)
- Deterministic jitter: 0.14ps (typical)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

#### **BLOCK DIAGRAM**



#### PIN ASSIGNMENT



#### ICS840-75

8-Lead TSSOP

4.40mm x 3.0mm x 0.925mm package body **G Package**Top View

#### ICS840-75

8-Lead SOIC

3.90mm x 4.92mm x 1.37mm body package

M Package

Top View

Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



# ICS840-75 75MHz, LVCMOS/LVTTL OSCILLATOR REPLACEMENT

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	$V_{_{\mathrm{DD}}}$	Power		Power supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	OE	Input	Pullup	Output enable pin. When HIGH, Q output is enabled. When LOW, forces Q output to HiZ state. LVCMOS/LVTTL interface levels.
5	GND	Power		Power supply ground.
6	$V_{_{\mathrm{DDO}}}$	Power		Output supply pin.
7	Q	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. $15\Omega$ output impedence.
8	nc	Unused		No connect

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>out</sub>	Output Impedance			15		Ω

TABLE 3. CONTROL FUNCTION TABLE

Output
Q
Hi-Z
Active



# ICS840-75 75MHz, LVCMOS/LVTTL OSCILLATOR REPLACEMENT

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{ID}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{IA}$ 

8 Lead TSSOP 101.7°C/W (0 mps) 8 Lead SOIC 112.7°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.0	3.3	3.6	V
V <sub>DDO</sub>	Output Supply Voltage		3.0	3.3	3.6	V
I <sub>DD</sub>	Power Supply Current	$OE = V_{DD}$ (output enabled)		80		mA
I <sub>DDO</sub>	Output Supply Current			8		mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.6V$			5	μΑ
I <sub>IL</sub>	Input Low Current	$V_{_{DD}} = 3.6V, V_{_{IN}} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section,

#### TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	I	
Frequency			25		MHz
Equivalent Series Resistance (ESR)			TBD		Ω
Shunt Capacitance				7	pF
Drive Level				TBD	μW

<sup>&</sup>quot;3.3V Output Load Test Circuit".



# ICS840-75 75MHz, LVCMOS/LVTTL OSCILLATOR REPLACEMENT

Table 6. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 0.3V,$ ,  $T_A = 0$ °C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency			75		MHz
t <sub>DJ</sub>	Deterministic Jitter; NOTE 1			0.14		ps
t <sub>RJ</sub>	Random Jitter; NOTE 1			3		ps
t <sub>RMS</sub>	RMS of Total Distribution (σ); NOTE 1			3.05		ps
t <sub>p-p</sub>	Peak-to-Peak Jitter; NOTE 1			2.7		ps
t	Accumulated Jitter (σ); NOTE 1	n = 2 to 50000 cycles		TBD		ps
t <sub>osc</sub>	Oscillation Start Up Time	Time at minimum operating voltage to be 0 s			10	ms
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		TBD		ps
odc	Output Duty Cycle			50		%


NOTE 1: Measured using Wavecrest SIA-3000.



ICS840-75
75MHz, LVCMOS/LVTTL
OSCILLATOR REPLACEMENT


# PARAMETER MEASUREMENT INFORMATION





#### 3.3V OUTPUT LOAD AC TEST CIRCUIT

## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### OUTPUT RISE/FALL TIME




ICS840-75
75MHz, LVCMOS/LVTTL
OSCILLATOR REPLACEMENT

# **APPLICATION INFORMATION**

#### **CRYSTAL INPUT INTERFACE**

The ICS840-75 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





ICS840-75
75MHz, LVCMOS/LVTTL
OSCILLATOR REPLACEMENT

## RELIABILITY INFORMATION

## Table 7A. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$

θ <sub>ω</sub> by Velocity (Meters per Second
---

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 101.7°C/W
 90.5°C/W
 89.8°C/W

## Table 7B. $\boldsymbol{\theta}_{\text{JA}} \text{vs. Air Flow Table 8 Lead SOIC}$

## $\theta_{JA}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS840-75 is: 2423



# ICS840-75 75MHz, LVCMOS/LVTTL OSCILLATOR REPLACEMENT

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8A. PACKAGE DIMENSIONS

OVMPOL	Millin	neters
SYMBOL	Minimum	Maximum
N	1	8
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
Е	6.40 E	BASIC
E1	4.30	4.50
е	0.65 I	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIBOL	MINIMUM	MAXIMUM	
N	8		
А	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
Е	3.80	4.00	
е	1.27 BASIC		
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012



# ICS840-75 75MHz, LVCMOS/LVTTL OSCILLATOR REPLACEMENT

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840AG-75	40A75	8 lead TSSOP	tube	0°C to 70°C
ICS840AG-75T	40A75	8 lead TSSOP	2500 tape & reel	0°C to 70°C
ICS840AG-75LF	0A75L	8 lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS840AG-75LFT	0A75L	8 lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C
ICS840AM-75	TBD	8 lead SOIC	tube	0°C to 70°C
ICS840AM-75T	TBD	8 lead SOIC	2500 tape & reel	0°C to 70°C
ICS840AM-75LF	TBD	8 lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS840AM-75LFT	TBD	8 lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.